The information in this manual has been checked and is believed to be accurate and reliable. HOWEVER, NO RESPONSIBILITY IS ASSUMED BY HEURIKON FOR ITS USE OR FOR ANY INACCURACIES. Specifications are subject to change without notice. HEURIKON DOES NOT ASSUME ANY LIABILITY ARISING OUT OF USE OR OTHER APPLICATION OF ANY PRODUCT, CIRCUIT OR PROGRAM DESCRIBED HEREIN. This document does not convey any license under Heurikon's patents or the rights of others.

Heurikon is a registered trademark of Heurikon Corporation. Intel is a trademark of Intel Corporation. Ethernet is a trademark of Xerox Corporation. UNIX is a registered trademark of AT&T. VxWorks is a trademark of Wind River Systems, Inc.

REVISION HISTORY

<table>
<thead>
<tr>
<th>Revision Level</th>
<th>Principal Changes</th>
<th>Date of Publication</th>
<th>Board Revision</th>
<th>80960CA Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>A (Preliminary)</td>
<td>First publication</td>
<td>November 1989</td>
<td>EP1</td>
<td></td>
</tr>
<tr>
<td>B (Preliminary)</td>
<td>Expanded text and added illustrations</td>
<td>December 1989</td>
<td>EP1, EP2</td>
<td></td>
</tr>
<tr>
<td>C (Preliminary)</td>
<td>Added power requirements and clarified text.</td>
<td>January 1990</td>
<td>EP1, EP2</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>Extensive revision for release to production.</td>
<td>June 1990</td>
<td>P</td>
<td>A4</td>
</tr>
<tr>
<td>E</td>
<td>Added Appendix C.</td>
<td>July 1990</td>
<td>P</td>
<td>B1</td>
</tr>
</tbody>
</table>

Copyright 1990 Heurikon Corporation. All rights reserved. Portions copyright Intel Corporation 1989. Used with permission.
# Table of Contents

## 1 — Overview
1.1 Introduction 1-1
1.2 Features 1-1
1.3 Block Diagram 1-3
1.4 Component Map 1-4
1.5 Bus Summary 1-5
1.6 Jumpers, Connectors, and Switches 1-6
  1.6.1 Jumpers 1-6
  1.6.2 Connectors 1-7
  1.6.3 Reset 1-7
1.7 Overview of the Manual 1-7
  1.7.1 Terminology and Notation 1-7
  1.7.2 Additional Technical Information 1-7

## 2 — Getting Started
2.1 Equipment 2-1
2.2 Preliminary Considerations 2-2
  2.2.1 Electrical 2-2
  2.2.2 Physical 2-2
  2.2.3 Environmental 2-2
2.3 Installation and Power-up 2-2
2.4 Troubleshooting and Service Information 2-3
2.5 Monitor Summary 2-5

## 3 — MPU Summary Information
3.1 Introduction 3-1
3.2 MPU Initialization 3-1
  3.2.1 Initialization Boot Record (IBR) 3-2
  3.2.2 Process Control Block (PRCB) 3-2
3.3 Byte Ordering 3-4
3.4 MPU Interrupts 3-5
  3.4.1 Interrupt Structures 3-5
    3.4.1.1 The Interrupt Table 3-5
    3.4.1.2 The Interrupt Stack Frame 3-6
  3.4.2 The Nonmaskable Interrupt (NMI) 3-6
  3.4.3 Hardware Interrupts 3-7
3.4.3.1 Interrupt Priority 3-10
3.4.3.2 Interrupt Mask Register (IMSK) 3-11
3.4.3.3 Interrupt-Pending Register (IPND) 3-11
3.4.3.4 Interrupt Mapping Registers (IMAP0-IMAP2) 3-11
3.4.3.5 Interrupt Control Register (ICON) 3-13
3.4.4 Software Interrupts 3-13
3.5 MPU Faults 3-14
3.5.1 The Fault Table 3-14
3.5.2 The Fault Stack Frame 3-15
3.6 MPU DMA Support 3-16
3.6.1 HK80/V960E Implementation 3-17
3.6.2 Registers/Instructions 3-18
3.6.2.1 DMA Command Register (DMAC) 3-18
3.6.2.2 The Set-up-DMA (sdma) Instruction 3-18
3.6.2.3 Update DMA-Channel RAM Instruction (udma) 3-18
3.6.3 DMA Interrupts 3-19
3.6.4 DMA Data Alignment 3-19
3.7 MPU Trace Events 3-20
3.8 MPU Caches 3-21
3.8.1 Data RAM Cache 3-21
3.8.2 Instruction Cache 3-21
3.8.3 Register Cache 3-22
3.9 MPU Processing Modes 3-22
3.10 MPU Register Summary 3-22

4 — System Error Handling
4.1 Introduction 4-1
4.2 Error Conditions 4-1
4.2.1 Hardware Errors 4-1
4.2.2 Software Errors 4-2

5 — On-card Memory Configuration
5.1 Introduction 5-1
5.2 ROM 5-1
5.3 On-card RAM 5-3
5.4 Bus Memory 5-3
5.5 Physical Memory Map 5-4
5.6 Memory Timing 5-5
5.7 Nonvolatile RAM 5-6

6 — VMEbus Control
6.1 Introduction 6-1
6.2 VMEbus Signal Descriptions 6-2
6.3 VIC Register Map 6-5
11 — Ethernet Interface

11.1 Introduction
11.2 Components
  11.2.1 Network Interface Controller
  11.2.2 Serial Network Interface
11.3 Ethernet Access
  11.3.1 Arbiter Enable
  11.3.2 Port Access
  11.3.3 Channel Attention (CA)
  11.3.4 Ethernet Byte Ordering
11.4 Ethernet Port Pin Assignments, P6
11.5 Transceiver Configuration

12 — SCSI Port

12.1 Introduction
12.2 SCSI DMA
12.3 Register Address Summary (SCSI)
12.4 SCSI Reset
12.5 SCSI Port Pin Assignments, P4
12.6 SCSI Termination

13 — Centronics Port

13.1 Introduction
13.2 Centronics Port Pin Assignments, P3
13.3 Centronics Control Port Address
13.4 Centronics Printer Interface Cable

14 — Real-Time Clock (RTC)

14.1 Introduction
14.2 RTC Implementation

15 — Summary Information

15.1 Software Initialization Summary
15.2 On-Card I/O Addresses
15.3 Hardware Configuration Jumpers
15.4 Power Requirements
15.5 Environmental Requirements
15.6 Mechanical Specifications
Appendix A — Code Examples

Appendix B — NV-RAM Information

Appendix C — 80960CA and 82596CA Implementation

Notes and Errata

C.1 80960CA
C.1.1 80960CA Step A4
     C.1.1.1 Type A Errata — Features That Are Not Implemented C-2
     C.1.1.2 Type B Errata — Implemented Features That Do Not Function As Desired C-3
C.1.2 80960CA Step B1 C-14
     C.1.2.1 Type A Errata — Anomalies That Have Serious Consequences C-14
     C.1.2.2 Type B Errata — Anomalies That Have Performance/Specification Implications C-14
     C.1.2.3 Type C Errata — Anomalies That Have Definitional Implications C-15

C.2 82596CA C-16
     C.2.1 Erratum 1 — FIFO Operation Failure Region C-16
     C.2.2 Erratum 2 — Truncated Frame on Transmit C-16
     C.2.3 Erratum 3 — Receive Unit (RU) Start When RU Active C-17
     C.2.4 Erratum 4 — Command Unit (CU) Abort when CU Suspended C-18
     C.2.5 Erratum 5 — Revision of SCP Bit Values C-19

Figures

Figure 1-1 HK80/V960E Block Diagram 1-3
Figure 1-2 HK80/V960E Component Map 1-4
Figure 1-3 Jumpers, Connectors, and Switches 1-6
Figure 3-1 MPU Structures and Control Table 3-3
Figure 3-2 MPU Interrupt Table 3-6
Figure 3-3 HK80/V960E Interrupt Architecture 3-9
Figure 3-4 MPU Fault Table 3-14
Figure 3-5 Fault Table Entries 3-15
Figure 5-1 ROM Capacity and Jumper Positions 5-2
Figure 5-2 ROM Positioning Diagram 5-2
Figure 5-3 Physical Memory Map 5-4
Figure 5-4 EEPROM Partitions 5-8
Tables

Table 1-1 HK80/V960E Components 1-5
Table 2-1 Power Requirements 2-2
Table 2-2 Summary of Editing Commands for the Monitor Program 2-6
Table 3-1 Little-endian and Big-endian Byte Ordering 3-4
Table 3-2 HK80/V960E Error Status Latch Encoding 3-7
Table 3-3 External Interrupt Pin Mappings 3-8
Table 3-4 Interrupt Mask Register 3-11
Table 3-5 Interrupt-Pending Register 3-11
Table 3-6 Interrupt Mapping Registers 3-12
Table 3-7 Interrupt Mapping Register Format 3-12
Table 3-8 PRCB Definition 3-12
Table 3-9 ICON Register Definition 3-13
Table 3-10  80960CA Fault Types and Subtypes  3-16
Table 3-11  80960CA DMA Channels on the HK80/V960E  3-17
Table 4-1  HK80/V960E Error Status Latch Encoding  4-2
Table 5-1  ROMINH Value and ROM Addresses  5-1
Table 5-2  HK80/V960E Memory Space  5-3
Table 5-3  80960CA Clock Cycles for Zero Wait States  5-5
Table 5-4  RAM Access Time Required for the HK80/V960E  5-6
Table 5-5  Nonvolatile RAM Addresses  5-7
Table 6-1  VIC Register Map  6-6
Table 6-2  VIC Interrupt Lines and Associated Acknowledge Addresses  6-10
Table 6-3  Interrupt Priorities  6-12
Table 6-4  Mailbox Enable  6-14
Table 6-5  HK80/V960E "Short" Space Slave Mapping on VMEbus (Mailbox)  6-15
Table 6-6  Bus Control Jumpers  6-16
Table 6-7  Relationship of Physical Addresses to VMEbus and VSB Memory Regions  6-16
Table 6-8  Slave "Extended" Space Enable  6-17
Table 6-9  Slave "Extended" Space Slave Mapping on VMEbus  6-18
Table 6-10  Slave "Standard" Space Enable  6-19
Table 6-11  HK80/V960E "Standard" Space Slave Mapping on VMEbus  6-19
Table 6-12  VMEbus Connector Pin Assignments, P1  6-21
Table 6-13  VMEbus and VSB Connector Pin Assignments, P2  6-23
Table 7-1  VSB Release Modes  7-4
Table 7-2  VSB Arbiter Enable  7-4
Table 7-3  VSB Terminations  7-5
Table 7-4  VMEbus and VSB Connector Pin Assignments, P2  7-6
Table 8-1  User LEDs — Addresses  8-1
Table 8-2  Front Panel Interface Connector Pin Assignments, J2  8-2
Table 8-3  J2 Interrupt and Reset Signals  8-3
Table 9-1  HK80/V960E "Standard" Space Slave Mapping on VMEbus 9-2
Table 9-2  HK80/V960E "Short" Space Slave Mapping on VMEbus 9-3
Table 9-3  Slave "Extended" Space Slave Mapping on VMEbus 9-4
Table 9-4  CIO Register Addresses 9-5
Table 10-1a Serial Port Pin Assignments, P5 — Port A 10-2
Table 10-1b Serial Port Pin Assignments, P5 — Port B 10-2
Table 10-1c Serial Port Pin Assignments, P5 — Port C 10-3
Table 10-1d Serial Port Pin Assignments, P5 — Port D 10-3
Table 10-2 RS-232 Signal Naming Conventions 10-5
Table 10-3 RS-232 Reversal Cable 10-5
Table 10-4 SCC Initialization Sequence 10-7
Table 10-5 SCC Register Addresses 10-7
Table 10-6 Baud Rate Constants 10-8
Table 10-7 Relevant Jumpers — Serial I/O 10-9
Table 11-1 Ethernet Accesses 11-2
Table 11-2 82596cA Port Accesses 11-3
Table 11-3 82596cA Port Access Definition 11-4
Table 11-4 Ethernet Byte Ordering 11-5
Table 11-5 Ethernet Connector Pin Assignments, P6 11-5
Table 11-6 Transmit Differential Line Configuration, J11 11-6
Table 12-1 SCSI Register Address Summary 12-2
Table 12-2 SCSI Pin Assignments, P4 12-3
Table 13-1 Centronics Pin Assignments, P3 13-2
Table 13-2 Centronics Control Addresses 13-3
Table 13-3 Centronics Data/Status Addresses 13-3
Table 14-1 RTC Accesses 14-1
Table 15-1 Address Summary 15-1
Table 15-2 Jumper and Terminator Configurations 15-3
Table 15-3 HK80/V960E Power Requirements 15-5
Table 15-4 Mechanical Specifications 15-5
Table B-1 EEPROM Addresses B-1
Table C-1 Guide to 80960CA versions C-1
Table C-2 Erratum B-7-n — Current Device Operation C-12
Table C-3 Errant and Correct Fault Types and Subtypes C-13
1

Overview

1.1 INTRODUCTION

The HK80/V960E is a 32-bit single-board computer based on the Intel 80960CA microprocessor and the Intel 82596CA Ethernet coprocessor. The HK80/V960E also has four RS-232 serial ports, a SCSI port, a Centronics port, mailbox interrupt support, a real-time clock, and VMEbus/VSB compatibility.

1.2 FEATURES

<table>
<thead>
<tr>
<th>Feature</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPU</td>
<td>The microprocessor is an Intel SuperScalar 80960CA RISC chip operating at 25 MHz or 33 MHz. The 80960CA has a 32-bit internal architecture with 32-bit address and data paths, a 4-Gbyte addressing range, 1 Kbyte of static data RAM, a 1-Kbyte instruction cache, and a programmable register cache. The 80960CA also has a 4-channel, 32-bit DMA controller and high-speed interrupt controller.</td>
</tr>
<tr>
<td>Ethernet</td>
<td>The Ethernet interface consists of an Intel 82596CA 32-bit LAN coprocessor for CSMA/CD MAC, 10BASE5 IEEE-802.3 communications. The coprocessor has transmit and receive FIFOs and on-chip DMA with 116 Mbyte/sec bus bandwidth. The coprocessor provides network management and self-test diagnostics.</td>
</tr>
<tr>
<td>RAM</td>
<td>The HK80/V960E has 2- or 8-Mbyte RAM capacity and one parity bit per byte (optional). RAM uses 256K x 4 or 1024K x 4 DRAMs. The HK80/V960E uses hardware logic for refresh.</td>
</tr>
<tr>
<td>EPROM</td>
<td>The HK80/V960E has one ROM socket with a 1-Mbyte capacity.</td>
</tr>
<tr>
<td>NV-RAM</td>
<td>The HK80/V960E has nonvolatile static RAM in an 8K x 8 configuration for user-definable and system parameters. The internal EEPROM has 100-year retention and 10,000 store cycle lifetime.</td>
</tr>
</tbody>
</table>
The HK80/V960E uses the VTC VICO68 intelligent VMEbus controller/arbiter for the VMEbus, which uses a 32-bit address bus with 24- or 32-bit address modes (4-Gbyte range) and a 32-bit data bus with 8-, 16-, or 32-bit board compatibility. There are seven bus interrupts.

The VME subsystem bus provides high-speed local memory expansion. The VSB supports secondary bus masters.

The HK80/V960E has four serial I/O ports via two Z85C30 SCCs. There are separate baud rate generators for each port and asynchronous and synchronous modes. The RS-232C interface is standard; RS-422 is optional.

The HK80/V960E uses an ANSI X3T9.2-compatible controller (WD33C93A) for a SCSI interface. The SCSI interface supports up to eight disk drive controllers or other devices, and provides synchronous protocol support.

There is one 8-bit parallel port for a Centronics type of printer or other device.

There are four user LEDs under software control and two Ethernet LEDs.

The HK80/V960E uses a Zilog Z8536 counter/timer and parallel I/O unit that has three 16-bit counter/timers. There are three parallel ports for on-card control functions.

The mailbox allows remote control of the HK80/V960E via specified VMEbus addresses.

The front panel interface allows remote display of system status.

The HK80/V960E has a real-time clock with battery backup.
1.3 BLOCK DIAGRAM

FIGURE 1-1. HK80/V960E block diagram
FIGURE 1-2. HK80/V960E component map
### TABLE 1-1

**HK80/V960E components**

<table>
<thead>
<tr>
<th>Component Number</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>U100</td>
<td>80960CA</td>
</tr>
<tr>
<td>U800</td>
<td>82596CA</td>
</tr>
<tr>
<td>U400</td>
<td>VIC068</td>
</tr>
<tr>
<td>U16,U17,U18,U22,U25,U26,U27, U31,U35,U44,U48,U116, U117,U118,U122,U125,U126, U127,U131,U135,U139,U144, U148</td>
<td>RAM</td>
</tr>
<tr>
<td>U15</td>
<td>EPROM and RTC</td>
</tr>
<tr>
<td>U55</td>
<td>EEPROM (NV-RAM)</td>
</tr>
<tr>
<td>U12,U13</td>
<td>Serial I/O</td>
</tr>
<tr>
<td>CR6</td>
<td>User LEDs</td>
</tr>
<tr>
<td>CR6,CR7</td>
<td>Ethernet LEDs</td>
</tr>
<tr>
<td>U14</td>
<td>CIO</td>
</tr>
<tr>
<td>U11</td>
<td>SCSI</td>
</tr>
<tr>
<td>P1</td>
<td>VMEbus</td>
</tr>
<tr>
<td>P2</td>
<td>VMEbus and VSB</td>
</tr>
<tr>
<td>P3</td>
<td>Centronics</td>
</tr>
<tr>
<td>P4</td>
<td>SCSI</td>
</tr>
<tr>
<td>P5</td>
<td>Serial I/O</td>
</tr>
<tr>
<td>P6</td>
<td>Ethernet</td>
</tr>
<tr>
<td>J2</td>
<td>Front Panel Interface</td>
</tr>
<tr>
<td>S1</td>
<td>Reset Switch</td>
</tr>
</tbody>
</table>

### 1.5 BUS SUMMARY

The VMEbus offers high throughput for data transfers between boards or sub-systems on the VMEbus, and is the main conduit for transferring system level information between processor subsystems. The VME subsystem bus (VSB) allows high-speed local communications among a set of VME boards without using the the VMEbus.
1.6 JUMPERS, CONNECTORS, AND SWITCHES

1.6.1 Jumpers

Twelve jumpers are used to configure the HK80/V960E for the following selections:

- Serial port selection and power — eight jumpers
- SCSI bus power — one jumper
- HK80/V960E as system controller — one jumper
- Ethernet transceiver type — one jumper
- ROM size — one set of jumpers

Refer to Figure 15-1 for detailed descriptions of jumpers.

FIGURE 1-3. Jumpers, connectors, and switches.
### 1.6.2 Connectors

The HK80/V960E has seven ports:

- P1 and P2 — Standard 96-pin VMEbus and VSB connectors
- P3 — 34-pin parallel port connector (Centronics interface)
- P4 — Standard 50-pin SCSI connector
- P5 — 50-pin serial port connector (four RS-232 ports)
- P6 — Standard 15-pin Ethernet port connector
- J2 — 14-pin front panel interface connector

### 1.6.3 Reset Switch

This switch resets the HK80/V960E and also resets the VMEbus if the HK80/V960E is the VME system controller.

### 1.7 Overview of the Manual

- Chapters 1 and 2 contain introductory material.
- Chapters 3 through 14 describe board components and interfaces.
- Chapter 15 contains summary information, including on-card I/O addresses and a jumper diagram.

### 1.7.1 Terminology and Notation

Throughout this manual byte refers to 8 bits; short refers to 16 bits; word and long word refer to 32 bits; and quad word refers to 4 long words (that is, 128 bits).

Hexadecimal numbers are subscripted with a 16 and binary numbers with a 2.

The word "CAUTION" is used to label procedures that must be taken to prevent damage to the board.

### 1.7.2 Additional Technical Information

This manual describes Heurikon's implementation of the intelligent components of this board. Further information on basic operation and programming can be found in the following documents:

Revision E / July 1990

• For information on the Ethernet interface, read *Intel 82596CA User's Manual* and the *Intel 82C501AD Data Sheet*.

• For details on the VME interface, read the *VIC068 VMEbus Interface Controller Specification* (Bloomington, MN: VTC Incorporated, 1989) and the *VMEbus Specification C.1* (Motorola, 1985).

• For details on the VME Subsystem Bus, read *Parallel Subsystem Bus of the IEC 821 Bus, Revision C* (International Electromechanical Commission, 1986).


• For information on the real-time clock, read *DS1216F Dallas Semiconductor Clock Module Data Sheet*.

• For information on the SCSI interface, read the *WD33C93A Technical Specification*.

Feel free to contact our Customer Support Department at 1-800-327-1251 if you have questions. We are prepared to answer general questions and provide help with documentation and specific applications.
2.1 EQUIPMENT

You need the following equipment to install the Heurikon HK80/V960E:

- Heurikon HK80/V960E microcomputer board
- VME card cage and power supply
- Serial interface cable (RS-232)
- CRT terminal
- Heurikon EPROM, which includes both monitor and bootstrap

CAUTION: All semiconductors should be handled with care. Static discharges can easily damage the components on the HK80/V960E. Keep the board in an antistatic bag whenever it is out of the system chassis and do not handle the board unless absolutely necessary. Ground your body before touching the HK80/V960E board.

CAUTION: High operating temperatures will cause unpredictable operation and could damage the HK80/V960E. Because of the high chip density, fan cooling is required for all configurations, even when cards are placed on extenders.

CAUTION: Do not install the board in a rack or remove the board from a rack while power is applied, at risk of damage to the board.

For basic operation, programming information, and a basic understanding of the intelligent components of this board, the following documents are essential:

- Intel 80960CA User's Manual
- VTC VIC VMEbus Interface Controller Specification
- Intel 82596CA User's Manual and the Intel 82C501AD Data Sheet
Contact us or the vendors for these documents.

## 2.2 PRELIMINARY CONSIDERATIONS

### 2.2.1 Electrical

If you are adding the HK80/V960E to an enclosure, the power supply must be sufficient for the additional board, as shown in Table 2-1.

**TABLE 2-1***

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Current</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5</td>
<td>9.0 A</td>
<td>All logic</td>
</tr>
<tr>
<td>+12</td>
<td>1.0 A</td>
<td>RS-232 interface and Ethernet</td>
</tr>
<tr>
<td>-12</td>
<td>1.0 A</td>
<td>RS-232 interface</td>
</tr>
</tbody>
</table>

*Note: All of the "+5" and "Gnd" pins on P1 and P2 must be connected to ensure proper operation.*

### 2.2.2 Physical

The board is a single-height VMEbus board (9.187" W x 6.299" H x 0.6" D) that occupies one slot in a VMEbus card cage.

### 2.2.3 Environmental

As with any printed circuit board, be sure that air flow to the board is adequate. Recommended air flow rate is about 2-3 cubic feet per minute, depending on card cage constraints and other factors. Operating temperature is specified at 0° to 55° C ambient, as measured at the board.

**CAUTION:** High operating temperatures will cause unpredictable operation and could damage the HK80/V960E. Because of the high chip density, fan cooling is required for all configurations, even when cards are placed on extenders.

## 2.3 INSTALLATION AND POWER-UP

All products are fully tested before they are shipped from the factory (please contact us if you would like to have current
information on MTBF (mean time between failures). When you receive your HK80/V960E, follow these steps to ensure that the system is operational:

1. Visually inspect the board(s) for components that could have become loose during shipment. Visually inspect the chassis and all cables. Be sure all boards are seated properly in the VME card cage. Be sure all cables are securely in place. Power requirements are shown in Table 2-1.

2. Connect a CRT terminal to serial port B (port A for the VxWorks operating system), via connector P5. If you are making your own cables, refer to the drawing in section 10.11. Set the terminal as follows:
   - 9600 baud, full duplex
   - Eight data bits (no parity)
   - Two stop bits for transmit data
   - One stop bit for receive data
   - If your terminal does not have separate controls for transmit and receive stop bits, select one stop bit for both transmit and receive.

3. Turn the system on.

4. Push the system RESET button. A sign-on message and prompt from the monitor should appear on the screen. If not, check your power supply voltages and CRT cabling.

5. Now is the time to read the monitor manual and the operating system literature. Short course: type help to view a list of monitor commands, or type bootrom to boot the operating system, if an operating system is accessible.

6. Reconfigure the jumpers, etc., as necessary for your application. See section 15 for a summary of I/O device addresses and configuration jumpers.

### 2.4 TROUBLESHOOTING AND SERVICE INFORMATION

In case of difficulty, use this checklist.

**CAUTION:** Always be sure you are grounded when you touch the HK80/V960E.

1. Be sure the system is not overheating.
2. Inspect the power cables and connectors.
3. If the monitor program is executing, run the diagnostics by using the monitor testmem command.
4. Check your power supply for proper DC voltages. If possible, use an oscilloscope to look for excessive power supply ripple or noise. Note that the use of P2 is required to meet the power specifications.

5. Check the chips to be sure they are firmly in place. Look for chips with bent or broken pins. In particular, check the EPROM.

6. Check your terminal switches and cables. Be sure the P5 connector is on properly. If you have made your own cables, pay particular attention to the cable drawings in sections 10.11 and 13.4.

7. Check the jumpers to be sure your board is configured properly. All jumpers should be in the "standard configuration" positions shown in section 15.3. Check the EPROM jumpers, especially.

8. Since the HK80/V960E monitor uses its on-card non-volatile RAM (NV-RAM) to configure and set the baud rates for its console port, the lack of a prompt might be caused by incorrect terminal settings, an incorrect configuration of the NV-RAM, or a malfunctioning NV-RAM. Another possible cause is that the autoboot parameters are set in NV-RAM so that the monitor is trying to autoboot something. Try pressing the H character a few times after a reset. If the prompt comes up, the NV-RAM was most likely configured to autoboot. For more information about the way that the NV-RAM configures the console port baud rates, refer to the summary at the end of this manual (Appendix B).

9. After you have checked all of the above items, call our Customer Service Department for help. Please have the following information handy:

- The monitor program revision level. The revision level can be found on the display screen as part of sign-on message and on the EPROM label.
- The HK80/V960E p.c.b. serial number (inscribed along the card edge)
- The serial number of the operating system

If you plan to return the board to Heurikon for service, contact our Factory Service Department at 1-800-327-1251 to obtain a Return Merchandise Authorization (RMA) number. Be prepared to provide the items listed above, plus your purchase order number and billing information if your HK80/V960E is out of warranty. If you return the board, be sure to enclose it in an antistatic bag such as the one in which it was originally shipped. Send it prepaid to:
2.5 MONITOR SUMMARY

An optional EPROM-based debug-monitor/bootstrap for the HK80/V960E is available. General features and functions include the ability to:

- Manually download data or 80960CA program code.
- Check the processor, memory, VME, VSB, and I/O devices.
- Execute a bootstrap (for example, boot an operating system).
- Disassemble 80960CA program code.

The monitor uses the area between $400_{16}$ and $10000_{16}$ for stack and uninitialized-data space. Any writes to that area can cause unpredictable operation of the monitor. The monitor initializes this area (that is, writes to it) to prevent parity errors, but it is the programmer's responsibility to initialize any other memory areas that are accessed.

Help

Type help to read a summary of monitor commands, or just type the command name to view selections. Each command may be typed with the shortest number of characters that uniquely identifies the command.

Command editor

The monitor provides a command line editor that uses typical UNIX® vi editing commands. You can edit any command line you type. First press the ESC key to invoke the editor. Press Enter or Return to send a carriage return <cr>, which executes the current command and exits the editor. A summary of the editor commands is shown in Table 2-2.
### TABLE 2-2
Summary of editing commands for the monitor program

<table>
<thead>
<tr>
<th>Key</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>&lt;ESC&gt;</code></td>
<td>At the monitor prompt, invokes the editor.</td>
</tr>
<tr>
<td><code>&lt;cr&gt;</code></td>
<td>Once the editor is invoked, causes the current command to be executed and the editor to be &quot;exited.&quot;</td>
</tr>
<tr>
<td>k</td>
<td>Scroll &quot;backward&quot; through command list.</td>
</tr>
<tr>
<td>j</td>
<td>Scroll &quot;forward&quot; through command list.</td>
</tr>
<tr>
<td>h</td>
<td>Move cursor &quot;left&quot; in command line.</td>
</tr>
<tr>
<td>l</td>
<td>Move cursor &quot;right&quot; in command line.</td>
</tr>
</tbody>
</table>

Other *vi*-like commands that can be used are x, i, a, A, $, 0, w, cw, dw, r, and e.
3.1 INTRODUCTION

This section details some of the important features of the 80960CA MPU chip and, in particular, items that are specific to its implementation on the Heurikon HK80/V960E.

Refer to the 80960CA user's manual for more information on the processor's implementation of the features described in this section.

3.2 MPU INITIALIZATION

After the HK80/V960E is powered up (or after an HK80/V960E reset), the 80960CA begins its initialization. It uses an initial memory image (IMI) to establish its state. The IMI contains the initialization boot record (IBR), the process control block (PRCB), and the system data structures. The 80960CA reads in the IBR and PRCB, does the specified configuration, and then starts execution of the user program specified in the IBR.

The 80960CA may be reinitialized by software (via the ASM960 sysctl instruction). When reinitialization takes place, a new PRCB and a reinitialization instruction pointer are specified. Reinitialization is useful for relocating data structures from ROM to RAM after initialization.

Refer to Figure 3-1 below for a general overview of the 80960CA structures. For more details of these structures, refer to the 80960CA user's manual.
3.2.1 Initialization Boot Record (IBR)

The 80960CA internally defines the base of the IBR to be at FFFF,FO00\textsubscript{16} (which is why ROM needs to be in this area at power-up). The IBR is the primary data structure (12 long words) required to initialize the 80960CA.

3.2.2 Process Control Block (PCRB)

The PRCB contains pointers to system data structures, and also contains information used to configure the processor at initialization (Fig. 3-1).
FIGURE 3-1. MPU structures and control table
3.3 BYTE ORDERING

The 80960CA supports both little-endian (Intel) and big-endian (Motorola) byte ordering. The byte ordering determines which memory location stores the least significant byte of the operand. For little-endian systems, the least significant byte is stored at the lowest byte address. For big-endian systems, the most significant byte is stored at the lowest address. The number of bytes per operand depends on the data type. For example, if a Motorola (big-endian) processor writes the long word 12345678₁₆ to location 0, the HK80/N960E (in little-endian mode) reading a byte from location 0 sees 78₁₆. From location 1, it sees 56₁₆, from location 2 it sees 34₁₆, and from location 3 it sees 12₁₆ (see Table 3-1).

**TABLE 3-1**

*Little-endian and big-endian byte ordering*

<table>
<thead>
<tr>
<th></th>
<th>Long Word Written by a Big-endian Processor:</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Location 0</td>
<td>D31 – D0</td>
</tr>
<tr>
<td></td>
<td>Location 1</td>
<td>12345678₁₆</td>
</tr>
<tr>
<td></td>
<td>Location 2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Location 3</td>
<td></td>
</tr>
<tr>
<td>Read by HK80/N960E in Little-endian Mode</td>
<td>Read by HK80/N960E in Big-endian Mode</td>
<td></td>
</tr>
<tr>
<td>Byte</td>
<td>Location 0 (A₁A₀=00₂)</td>
<td>Location 1 (A₁A₀=00₂)</td>
</tr>
<tr>
<td></td>
<td>Location 1 (A₁A₀=01₂)</td>
<td>Location 2 (A₁A₀=10₂)</td>
</tr>
<tr>
<td></td>
<td>Location 2 (A₁A₀=11₂)</td>
<td>Location 3 (A₁A₀=11₂)</td>
</tr>
<tr>
<td></td>
<td>Location 3 (A₁A₀=10₂)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>D7 – D0 = 78₁₆</td>
<td>D31 – D24 = 12₁₆</td>
</tr>
<tr>
<td></td>
<td>D15 – D8 = 56₁₆</td>
<td>D23 – D16 = 34₁₆</td>
</tr>
<tr>
<td></td>
<td>Location 0</td>
<td>Location 1</td>
</tr>
<tr>
<td></td>
<td>(A₁A₀=00₂)</td>
<td>Location 2</td>
</tr>
<tr>
<td></td>
<td>D15 – D0 = 5678₁₆</td>
<td>Location 3</td>
</tr>
<tr>
<td></td>
<td>(A₁A₀=00₂)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>D31 – D16 = 1234₁₆</td>
<td>D15 – D0 = 5678₁₆</td>
</tr>
</tbody>
</table>

The 80960CA uses little-endian byte ordering internally. From the 80960CA's point of view, all of the memory regions (there are 16), including the on-chip data RAM, may be individually configured as big-endian or little-endian via the memory configuration registers (MCON0-MCON15) of the 80960CA. Data and instructions may be located in either big- or little-endian regions.

The HK80/N960E user's manual is valid for a little-endian implementation. That is, the device addresses are correct for little-
endian, but some data regions (such as VMEbus) may be configured either way. Compilers that are currently used only support little-endian code generation.

Please refer to the 80960CA user's manual for further details, or contact Heurikon regarding implementation possibilities.

### 3.4 MPU INTERRUPTS

The 80960CA interrupt controller manages three types of interrupts:

1. Twelve hardware interrupt sources coming from eight external interrupt pins and the four internal DMA interrupt sources.
2. A single, nonmaskable interrupt (NMI) pin that indicates serious system failures.
3. Software interrupts that can be posted directly by a user's program or by another processor.

This section describes the hardware and NMI interrupts, the data structures used for interrupt handling, and the method by which these data structures are used by the interrupt handler.

#### 3.4.1 Interrupt Structures

##### 3.4.1.1 The Interrupt Table

The interrupt table is a 1028-byte table that is referenced by software and hardware interrupts (Fig. 3-2). The table base is described in the process control block (PRCB), which is read at power-up or during processor reinitialization. The interrupt table must be long word aligned. Vectors 0-7 are not defined in the 80960CA architecture; the locations are used by the interrupt controller to control pending software interrupts. The first 36 bytes of the interrupt table used for software interrupts are described in the 80960CA user's manual. The remainder of the table describes the address of the interrupt handler for vectors 8-255 (8_{16}-FF_{16}).
### FIGURE 3.2. MPU interrupt table

The address of the long word location associated with any particular vector can be calculated by multiplying the vector by 4 and adding the result to the table base plus 4.

The C expression below can be used to write the address of an interrupt handler into the interrupt table for a given vector.

\[
*((\text{unsigned long} \ast) \ (\text{INT\_TABLE\_BASE} \ +\ 4 \ +\ (\text{Vector} \ \ll\ 2))) = \text{Intr\_Handler}();
\]

### 3.4.1.2 The Interrupt Stack Frame

When an interrupt is serviced, an interrupt record containing the vector number and control registers is written on the interrupt stack. A stack frame containing the return instruction pointer is also allocated on the interrupt stack. The interrupt stack pointer is loaded from the PRCB during initial power-up and during reinitialization.

### 3.4.2 The Nonmaskable Interrupt (NMI)

The NMI interrupt is caused by the assertion of a dedicated external interrupt pin. The NMI is always vectored to the interrupt table entry for vector 248 (byte offset 3E416 from the table base) and has a priority of 31. Either of the following two conditions can cause an NMI:
1. **Bus error** — A bus error occurs either when a bus access was not acknowledged before the bus watchdog timer expired (time-out time is programmable via the VIC chip, as described in section 6-10), or when an illegal bus access was requested (for example, a 32-bit request from an 8-bit port.)

2. **Parity error** — A parity error occurs when the RAM interface detects bad parity read from memory. This can happen for a "true" parity error or if uninitialized RAM is read.

For both error conditions, the cycle in which the error occurred is terminated, and then the NMI interrupt handler is serviced. It is the responsibility of the interrupt handler to determine the cause of the interrupt. When an NMI occurs, the interrupt service routine must read the status latch to remove the interrupt. The status latch is an 8-bit port that removes the NMI interrupt request and provides a 3-bit code that indicates the cause of the failure. If the NMI service routine fails to read the status latch, the program will hang indefinitely in the service routine; that is, the hardware will not remove the NMI signal. The encoding of the status latch is described in Table 3-2. Note that only the lowest three bits are defined. All others are undefined. The status latch is located at address 0210,0000<sub>16</sub> and should be read as a byte port.

<table>
<thead>
<tr>
<th>D2</th>
<th>D1</th>
<th>D0</th>
<th>Failure Type</th>
<th>Owner of Local Bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Bus error</td>
<td>Unknown</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Parity error</td>
<td>Unknown</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Bus error</td>
<td>82596CA (Ethernet)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Parity error</td>
<td>82596CA (Ethernet)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Bus error</td>
<td>VIC068 (VME slave access)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Parity error</td>
<td>VIC068 (VME slave access)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Bus error</td>
<td>80960CA (MPU)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Parity error</td>
<td>80960CA (MPU)</td>
</tr>
</tbody>
</table>

An example program can be found in Appendix A.

### 3.4.3 Hardware Interrupts

There are 12 possible sources for hardware interrupts — four internal DMA channel interrupts and eight external I/O interrupts. Table 3-3 shows the connections of external interrupt pins.
to external devices, and Figure 3-3 shows the HK80/V960E interrupt architecture.

**TABLE 3-3**  
**External interrupt pin mappings**

<table>
<thead>
<tr>
<th>80960CA Interrupt Pin</th>
<th>Connected To Device:</th>
</tr>
</thead>
<tbody>
<tr>
<td>XINT7</td>
<td>CIO (counter timer)</td>
</tr>
<tr>
<td>XINT6</td>
<td>SCSI</td>
</tr>
<tr>
<td>XINT5</td>
<td>SCC ports A and B</td>
</tr>
<tr>
<td>XINT4</td>
<td>SCC ports C and D</td>
</tr>
<tr>
<td>XINT3</td>
<td>Ethernet</td>
</tr>
<tr>
<td>XINT2</td>
<td>VME VIC068</td>
</tr>
<tr>
<td>XINT1</td>
<td></td>
</tr>
<tr>
<td>XINT0</td>
<td></td>
</tr>
</tbody>
</table>
FIGURE 3-3. HK80/V960E interrupt architecture

The 80960CA interrupt controller can operate in one of three modes — dedicated, expanded, or mixed. The HK80/V960E supports only the dedicated mode and must be initialized, via the interrupt control register ICON, to this state to function properly.

The 80960CA is an extremely flexible architecture that allows the programmer to control and configure external interrupts through several registers. The programmer can control the following functions:
1. Individual mask bits are provided for each hardware interrupt by writing to the special function register one (SF1), also called the interrupt mask register (IMSK).

2. Individual hardware interrupt(s) can be detected in software by using the special function register zero (SF0), also called the interrupt-pending register (IPND).

3. Each hardware interrupt can be mapped to one of 16 priority levels. The priority levels are set in the interrupt map (IMAP) registers loaded from the processor control table specified in the PRCB. (Refer to the 80960CA user's manual for details on the PRCB.)

4. Each hardware interrupt can be programmed as either level-sensitive or edge-sensitive.

5. Interrupts can be programmed either to debounce the interrupts for several clocks or to respond immediately for faster response times.

6. Interrupts can be cached in the internal data RAM for faster response times.

All of these functions are controlled through several registers. The next few sections describe them, and a suggested register initialization is given when applicable.

### 3.4.3.1 Interrupt Priority

The interrupt controller assumes a unique priority for each vector in the table. Vector 256 has the highest priority and vector 8 has the lowest priority.

At all times, the processor is executing at one of 31 priorities, which are encoded by five bits of the processor's control word. The priority level can be read or modified with the ASM960 modpc instruction. When an interrupt is detected, its priority is compared with the priority of the currently running program. If the interrupt's priority is greater than the processor's current priority, the interrupt handler is serviced, and the processor's priority is modified to the higher level. When multiple interrupt requests are pending at the same priority level, the highest vector number is serviced first. If the interrupt priority is less than or equal to the 80960CA's priority, the processor does not service the request.

The priority of an interrupt is calculated by shifting the vector number right by three bits. Vectors 8-15 are priority 1, vectors 16-23 are priority 2, and vectors 248-255 are priority 31. Priority 0 is not defined in the 80960CA architecture.
3.4.3.2 Interrupt Mask Register (IMSK)

The interrupt mask register (IMSK), which is special function register 1 (sf1), allows masking of any of the twelve hardware interrupts. The format of this register and the device associated with each bit are described in Table 3-4. Writing a 1 enables the interrupt. Writing a 0 disables the interrupt.

<table>
<thead>
<tr>
<th>TABLE 3-4</th>
<th>Interrupt mask register</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>11 10 9 8 7 6 5 4 3 2 1 0</td>
</tr>
<tr>
<td>DMA</td>
<td>DMA DMA DMA DMA XINT7 XINT6 XINT5 XINT4 XINT3 XINT2 XINT1 XINT</td>
</tr>
<tr>
<td>Ch. 3</td>
<td>Ch. 2 Ch. 1 Ch. 0 CIO SCSI SCC SCC Ethernet VIC VIC VIC</td>
</tr>
<tr>
<td></td>
<td>A&amp;B C&amp;D Level 2 Level 1 Level 0</td>
</tr>
</tbody>
</table>

3.4.3.3 Interrupt-Pending Register (IPND)

The format of the interrupt-pending register (IPND), which is special function register 0 (sf0), is the same as the mask register. When it is read, the register indicates a pending interrupt with a 1. The interrupt-pending register can also be used to generate interrupts by writing a 1 to the associated bit. This register must be cleared after every interrupt acknowledge. The format of this register and the device associated with each bit are described in Table 3-5.

<table>
<thead>
<tr>
<th>TABLE 3-5</th>
<th>Interrupt-pending register</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>11 10 9 8 7 6 5 4 3 2 1 0</td>
</tr>
<tr>
<td>DMA</td>
<td>DMA DMA DMA DMA XINT7 XINT6 XINT5 XINT4 XINT3 XINT2 XINT1 XINT</td>
</tr>
<tr>
<td>Ch. 3</td>
<td>Ch. 2 Ch. 1 Ch. 0 CIO SCSI SCC SCC Ethernet VIC VIC VIC</td>
</tr>
<tr>
<td></td>
<td>A&amp;B C&amp;D Level 2 Level 1 Level 0</td>
</tr>
</tbody>
</table>

3.4.3.4 Interrupt Mapping Registers (IMAP0-IMAP2)

Three interrupt map registers (IMAP0-2) are used to determine the priority of hardware interrupts. Each interrupt source is associated with a 4-bit value in the register. Table 3-6 shows the relationship between the value written, the interrupt vector, the priority of the interrupt, and the location for caching the vector. A suggested setting is also included. The interrupt map registers are loaded at reset from the PRCB or by the ASM960 sysctl instruction.
### TABLE 3-6
Interrupt mapping registers

<table>
<thead>
<tr>
<th>Value in IMAP</th>
<th>Interrupt Priority</th>
<th>Associated Vector Number</th>
<th>Internal RAM Address (if cached)</th>
<th>Suggested Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111₂</td>
<td>30</td>
<td>242 (F2₁₆)</td>
<td>3C₁₆</td>
<td>—</td>
</tr>
<tr>
<td>1110₂</td>
<td>28</td>
<td>226 (E2₁₆)</td>
<td>3E₁₆</td>
<td>—</td>
</tr>
<tr>
<td>1101₂</td>
<td>26</td>
<td>210 (D2₁₆)</td>
<td>3A₁₆</td>
<td>—</td>
</tr>
<tr>
<td>1100₂</td>
<td>24</td>
<td>194 (C2₁₆)</td>
<td>30₁₆</td>
<td>DMA channel 3</td>
</tr>
<tr>
<td>1011₂</td>
<td>22</td>
<td>178 (B2₁₆)</td>
<td>2E₁₆</td>
<td>DMA channel 2</td>
</tr>
<tr>
<td>1010₂</td>
<td>20</td>
<td>162 (A2₁₆)</td>
<td>28₁₆</td>
<td>DMA channel 1</td>
</tr>
<tr>
<td>1001₂</td>
<td>18</td>
<td>146 (92₁₆)</td>
<td>24₁₆</td>
<td>DMA channel 0</td>
</tr>
<tr>
<td>1000₂</td>
<td>16</td>
<td>130 (82₁₆)</td>
<td>20₁₆</td>
<td>CIO counter/timer</td>
</tr>
<tr>
<td>0111₂</td>
<td>14</td>
<td>114 (72₁₆)</td>
<td>1C₁₆</td>
<td>SCSI</td>
</tr>
<tr>
<td>0110₂</td>
<td>12</td>
<td>98 (62₁₆)</td>
<td>18₁₆</td>
<td>SCC ports A&amp;B</td>
</tr>
<tr>
<td>0101₂</td>
<td>10</td>
<td>82 (52₁₆)</td>
<td>14₁₆</td>
<td>SCC ports C&amp;D</td>
</tr>
<tr>
<td>0100₂</td>
<td>8</td>
<td>66 (42₁₆)</td>
<td>10₁₆</td>
<td>Ethernet</td>
</tr>
<tr>
<td>0011₂</td>
<td>6</td>
<td>50 (32₁₆)</td>
<td>0C₁₆</td>
<td>VIC level 2</td>
</tr>
<tr>
<td>0010₂</td>
<td>4</td>
<td>34 (22₁₆)</td>
<td>0B₁₆</td>
<td>VIC level 1</td>
</tr>
<tr>
<td>0001₂</td>
<td>2</td>
<td>18 (12₁₆)</td>
<td>04₁₆</td>
<td>VIC level 0</td>
</tr>
</tbody>
</table>

The format of the interrupt mapping registers is outlined in Table 3-7.

### TABLE 3-7
Interrupt mapping register format

<table>
<thead>
<tr>
<th>Register</th>
<th>Bits 15-12</th>
<th>Bits 11-8</th>
<th>Bits 7-4</th>
<th>Bits 3-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMAP2</td>
<td>DMA ch. 3</td>
<td>DMA ch. 2</td>
<td>DMA ch. 1</td>
<td>DMA ch. 0</td>
</tr>
<tr>
<td>IMAP1</td>
<td>XINT7</td>
<td>XINT6</td>
<td>XINT5</td>
<td>XINT4</td>
</tr>
<tr>
<td></td>
<td>CIO</td>
<td>SCSI</td>
<td>SCC ports</td>
<td>SCC ports</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>A&amp;B</td>
<td>C&amp;D</td>
</tr>
<tr>
<td>IMAP0</td>
<td>XINT3</td>
<td>XINT2</td>
<td>XINT1</td>
<td>XINT0</td>
</tr>
<tr>
<td></td>
<td>Ethernet</td>
<td>VIC level 2</td>
<td>VIC level</td>
<td>VIC level</td>
</tr>
</tbody>
</table>

The definition in the PRCB shown in Table 3-8 would initialize the interrupts as suggested in Table 3-6.

### TABLE 3-8
PRCB definition

<table>
<thead>
<tr>
<th>IMAP2</th>
<th>.word 0000CBA9₁₆ # Interrupt control register 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMAP1</td>
<td>.word 00008765₁₆ # Interrupt control register 1</td>
</tr>
<tr>
<td>IMAP0</td>
<td>.word 00004321₁₆ # Interrupt control register 0</td>
</tr>
</tbody>
</table>
### 3.4.3.5 Interrupt Control Register (ICON)

The interrupt control register (ICON) is a collection of bit fields that are used to configure the interrupt controller. The bits are defined in Table 3-9. This register is read by the processor at reset from the PRCB or loaded by using the ASM960 sysctl instruction.

<table>
<thead>
<tr>
<th>Register bits</th>
<th>Definition</th>
<th>Suggested setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-0</td>
<td>Selects interrupt controller mode.</td>
<td>0 — Dedicated mode</td>
</tr>
<tr>
<td>9-2</td>
<td>Indicates if level- or edge-sensitive for XINT7-0</td>
<td>0 — Level, active low, respectively.</td>
</tr>
<tr>
<td>10</td>
<td>Global interrupt enable</td>
<td>0 — Enable</td>
</tr>
<tr>
<td>12-11</td>
<td>Determines interrupt mask operation. (See 80960CA user's manual.)</td>
<td>0 — Mask unchanged</td>
</tr>
<tr>
<td>13</td>
<td>Enables caching of all vectors.</td>
<td>0 — Enable</td>
</tr>
<tr>
<td>14</td>
<td>Sample mode for interrupts.</td>
<td>1 — Fast, no debounce</td>
</tr>
<tr>
<td>15</td>
<td>DMA suspension on interrupt.</td>
<td>1 — Yes</td>
</tr>
</tbody>
</table>

The following PRCB definition is derived from the suggested setting in Table 3-9:

ICON: .word 0000C000e # Interrupt config register

### 3.4.4 Software Interrupts

Interrupts may be requested directly by a user program. This mechanism may be useful for requesting and prioritizing low-level tasks in a real-time application. Software can request interrupts in the following two ways:

1. With the *sysctl* instruction
2. By the 80960CA (or another processor) posting an interrupt in the pending-priorities/pending-interrupts fields of the interrupt table (see Figure 3-2).

Refer to the 80960CA user's manual for details.
### 3.5 MPU FAULTS

During processor execution, numerous conditions can cause the processor to follow an alternate execution thread or to calculate incorrect results. These conditions are considered "fault conditions." Examples of fault conditions are division by zero, invalid operands, protection violations, and trace faults.

This section briefly describes the data structures used for handling faults and the faults defined in the 80960CA architecture. For a detailed description of faults, refer to the 80960CA user's manual.

#### 3.5.1 The Fault Table

The fault table is a 256-byte table that provides a pathway to fault-handling procedures. The fault table base address is defined in the PRCB. The fault table must be long word aligned. There is one 8-byte entry for each fault type in the table. The processor uses each entry to determine the location and type of fault handling procedure to use. Figure 3-4 shows how the 80960CA fault table is organized.

<table>
<thead>
<tr>
<th>Table base</th>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parallel Fault Entry</td>
<td>016</td>
<td>0</td>
</tr>
<tr>
<td>Trace Fault Entry</td>
<td>816</td>
<td></td>
</tr>
<tr>
<td>Operation Fault Entry</td>
<td>1016</td>
<td></td>
</tr>
<tr>
<td>Arithmetic Fault Entry</td>
<td>1816</td>
<td></td>
</tr>
<tr>
<td>Reserved</td>
<td>2016</td>
<td></td>
</tr>
<tr>
<td>Constraint Fault Entry</td>
<td>2816</td>
<td></td>
</tr>
<tr>
<td>Reserved</td>
<td>3016</td>
<td></td>
</tr>
<tr>
<td>Protection Fault Entry</td>
<td>3816</td>
<td></td>
</tr>
<tr>
<td>Reserved</td>
<td>4016</td>
<td></td>
</tr>
<tr>
<td>Type Fault Entry</td>
<td>4816</td>
<td></td>
</tr>
<tr>
<td>Reserved</td>
<td>5016</td>
<td></td>
</tr>
<tr>
<td></td>
<td>FF16</td>
<td></td>
</tr>
</tbody>
</table>

**FIGURE 3-4. MPU fault table**

Two types of fault table entries are allowed: a local-call entry and a system-call entry. Both entry types are two long words in length. Figure 3-5 shows the format for both entry types.
FIGURE 3-5. Fault table entries

The local-call entry provides an instruction pointer to the fault handling procedure. The system-call entry provides fault handling through the system procedure table. The system procedure table is described in the 80960CA user's manual.

### 3.5.2 The Fault Stack Frame

When a fault is detected, the processor allocates a new set of registers on the currently active stack and creates a fault record on the stack. The fault record contains the processor's control registers, the address of the faulting instruction, and one long word encoded with the type of fault. Table 3-10 shows the types of faults defined in the 80960CA architecture.
### TABLE 3-10
80960CA fault types and subtypes

<table>
<thead>
<tr>
<th>Fault Type</th>
<th>Fault Subtype</th>
<th>Fault Record</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number</td>
<td>Name</td>
<td>Number/Bit Position</td>
</tr>
<tr>
<td>$0_{16}$</td>
<td>Parallel</td>
<td>$2_{16}$ - $FF_{16}$</td>
</tr>
<tr>
<td>$1_{16}$</td>
<td>Trace</td>
<td>Bit 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 6</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 7</td>
</tr>
<tr>
<td>$2_{16}$</td>
<td>Operation</td>
<td>$1_{16}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$2_{16}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$3_{16}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$4_{16}$</td>
</tr>
<tr>
<td>$3_{16}$</td>
<td>Arithmetic</td>
<td>$1_{16}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$2_{16}$</td>
</tr>
<tr>
<td>$4_{16}$</td>
<td>Reserved</td>
<td>(Floating Point)</td>
</tr>
<tr>
<td>$5_{16}$</td>
<td>Constraint</td>
<td>$1_{16}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$2_{16}$</td>
</tr>
<tr>
<td>$6_{16}$</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>$7_{16}$</td>
<td>Protection</td>
<td>Bit 1</td>
</tr>
<tr>
<td>$8_{16} - 9_{16}$</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>$A_{16}$</td>
<td>Type</td>
<td>$1_{16}$</td>
</tr>
<tr>
<td>$B_{16} - F_{16}$</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>


### 3.6 MPU DMA SUPPORT

Refer to the 80960CA user's manual for more detail of the processor's implementation of the features described in this section.
The CPU (80960CA) has an on-chip DMA controller, which can manage four independent channels of DMA concurrently. All channels support the following:

- Standard multi-cycle transfers with byte-assembly
- Multiple operand size combinations, for example:
  - 8 to 8 bits
  - 8 to 32 bits
  - 32 to 8 bits
  - 32 to 32 bits
  - 128 to 128 bits (that is, burst mode)
- Memory-to-memory transfers (block mode, synchronized), in which the source and destination can be any combination of internal data RAM (cache) or external memory
- Memory-to-device transfers (demand mode, synchronized)
- Device-to-memory transfers (demand mode, synchronized)
- Chained DMA transfers (source and/or destination)
- Burst DMA transfers (using the 128-byte quad transfer mode)
- Fixed or rotating channel priority

### 3.6.1 HK80/V960E Implementation

In the HK80/V960, all four channels are dedicated to on-card devices (Table 3-11). The channels can still be used for memory-to-memory transfers.

<table>
<thead>
<tr>
<th>TABLE 3-11</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>80960CA DMA channels on the HK80/V960E</strong></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Channel</th>
<th>Device</th>
<th>Section</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SCC port D</td>
<td>10.7</td>
</tr>
<tr>
<td>1</td>
<td>SCC port C</td>
<td>10.7</td>
</tr>
<tr>
<td>2</td>
<td>SCC port A</td>
<td>10.7</td>
</tr>
<tr>
<td>3</td>
<td>SCSI</td>
<td>12.2</td>
</tr>
</tbody>
</table>

Revision E / July 1990
3.6.2 **Registers/Instructions**

Multiple registers and instructions are associated with the 80960CA DMA. Their descriptions and access methods are described below.

### 3.6.2.1 DMA Command Register (DMAC)

This register is specified as special function register 2 (sf2) in Intel ASM960 assembler. Refer to the 80960CA user's manual for details. The register contains the following:

- The enable for the channels
- The status of the channels during and after a transfer
- The channel priority mode (fixed or rotating)
- The DMA throttle, which selects the maximum ratio of DMA/CPU clocks

### 3.6.2.2 The Set-up-DMA (sdma) Instruction

**ASM960 assembler**

**SYNTAX:**  
\[ \text{sdma } op1, \text{ op2, op3} \]

- \( op1 \) specifies channel number \((0 \text{ – } 3)\).
- \( op2 \) specifies the DMA control word, which includes:
  - Transfer type
  - Operand size
  - Demand or block mode
  - Chaining select
  - Termination conditions

- \( op3 \) This quad-aligned register must be the first of three consecutive registers, where:
  \[ op3 = \text{byte count} \]
  \[ op3+1 = \text{source address} \]
  \[ op3+2 = \text{destination address} \]

### 3.6.2.3 Update DMA-Channel RAM Instruction (udma)

**ASM960 assembler**

**SYNTAX**  
\[ \text{udma} \]

This command causes the current status of the DMA channels to be written to the dedicated DMA RAM, which is between 0000,0040\text{H} and 0000,00C0\text{H}.
3.6.3  DMA Interrupts

There is a dedicated interrupt for each DMA channel (0 – 3). Refer to section 3.4 ("MPU Interrupts") and the 80960CA manual for a detailed discussion of DMA interrupts. Take special note of the following 80960CA registers:

- Interrupt Control Register (ICON)
- Interrupt Mapping Register (IMAP2)
- Interrupt Mask Register (IMSK), ASM960 syntax — sf1
- Interrupt Pending Register (IPND), ASM960 syntax — sf0

Interrupt priorities may be user-defined; Table 3-6 and Table 3-8 show the recommended set-up.

3.6.4  DMA Data Alignment

In many cases, the DMA controller in the 80960CA may perform operations on source and destination data that are not aligned in memory. In other words, the source and destination addresses do not need to be aligned to a module memory boundary, or aligned with respect to one another. Alignment restrictions are as follows:

For all DMA where the source and destination addresses increment (except "quad" transfers), there are no alignment restrictions.

Source, destination, and byte-count must be quad-word aligned for "quad" transfers.

If the source address is fixed (rather than incrementing), the source address must be aligned.

If the destination address is fixed (rather than incrementing), the destination address must be aligned.

In general, aligned DMA transfers perform better than non-aligned transfers.

Many nonaligned cases execute byte-long bus requests to load or store data at the nonaligned address. For example, a non-aligned 16- to 8-bit transfer would revert to 8- to 8-bit.

Consult the 80960CA user’s manual for further details.
3.7 MPU TRACE EVENTS

The 80960CA architecture provides facilities for monitoring the activity of the processor through the generation of "trace events." A trace event indicates a condition in which the processor has just executed (or is about to execute) a particular instruction.

When the processor detects a trace event, it generates a trace fault and makes an implicit call to the fault-handling procedure for trace faults. This procedure can be used to call debugging software to display or analyze the state of the processor when the trace event occurred.

Tracing is enabled by the trace-enable bit in the process-controls register (pc) and a set of trace-mode bits in the trace-controls register (tc). Alternately, the mark and fmark instructions can be used to generate trace events explicitly from a program.

Also provided are four hardware "breakpoint" registers that generate trace events and trace faults. Two registers are dedicated to trapping on instruction execution addresses, while the remaining two registers can trap on the addresses of various types of data accesses.

Trace modes are summarized below:

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instruction</td>
<td>Traps on every instruction.</td>
</tr>
<tr>
<td>Branch</td>
<td>Traps on every branch instruction.</td>
</tr>
<tr>
<td>Call</td>
<td>Traps on every call instruction.</td>
</tr>
<tr>
<td>Return</td>
<td>Traps on every return instruction.</td>
</tr>
<tr>
<td>Prereturn</td>
<td>Traps before every return instruction.</td>
</tr>
<tr>
<td>Supervisor</td>
<td>Traps on every call-system instruction.</td>
</tr>
<tr>
<td>Breakpoint</td>
<td>Traps on breakpoints specified in breakpoint registers.</td>
</tr>
</tbody>
</table>

The trace registers are summarized below.

- **tc**: Trace controls register
- **IPB0-IPB1**: Instruction address breakpoint registers
- **DAB0-DAB1**: Data address breakpoint registers
- **BPCON**: Hardware breakpoint control registers
Refer to the 80960CA user's manual and section 3.5 ("MPU Faults") of this manual for details about faults and tracing. If you are using the Heurikon HK80/V960E monitor EPROM, refer to Appendix A for details about our implementation of tracing.

### 3.8 MPU CACHES

The 80960CA supports three caching mechanisms: data RAM, instruction cache, and register cache. These are briefly described below.

Refer to the 80960CA user's manual for further details.

#### 3.8.1 Data RAM Cache

One Kbyte of user-visible high-speed (528 Mbytes/sec at 33 MHz) internal data RAM is integrated on the 80960CA on an internal 128-bit bus, which is mapped into the first 1 Kbyte of address space on the HK80/V960: 0000<sub>16</sub> - 0400<sub>16</sub>. Allocated correctly, this resource can be used to dramatically increase the performance of critical application algorithms.

Data RAM is accessed by loads, stores, or DMA transfers. Instruction fetches to these addresses will cause an "operation-unimplemented" fault to occur. Some of the data RAM may optionally be used to store DMA status, cached interrupt vectors, and cached local registers. Application software may use the data RAM.

#### 3.8.2 Instruction Cache

The 80960CA contains a 1-Kbyte two-way set associative instruction cache, which is organized into two sets of 16 eight-word lines. Each line is composed of four two-word blocks.

The instruction cache enhances the 80960CA's performance by reducing the number of instruction fetches from slower external RAM, resulting in fast execution of cached code, and also provides more bus bandwidth for data operations to external memory.

The instruction cache may be enabled or disabled via the "Instruction Cache Configuration Word" at initialization in the PRCB or by using the ASM960 `sysctl` instruction. See the 80960CA user's manual for details.
3.8.3 Register Cache

At initialization, the "Register Cache Configuration Word" is used to specify the number of register sets (0 to 15) that may be cached on-chip. The local register set is saved to the local register cache when a "call" is made. When the cache is full, the oldest set of local registers is flushed to the stack in external memory.

3.9 MPU PROCESSING MODES

The capability of a separate "user" and "supervisor" execution mode by the 80960CA creates a code and data protection mechanism referred to as the "user-supervisor protection model". This mechanism may be used to restrict access to all or parts of the operating system (kernel) by application code.

Refer to the 80960CA user's manual for further details.

3.10 MPU REGISTER SUMMARY

The 80960CA consists of the following registers and structures. Refer to the 80960CA user's manual for details (a summary can be found in the appendix to the 80960CA user's manual).

<table>
<thead>
<tr>
<th>REGISTERS</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>g0-g15</strong></td>
<td>Sixteen 32-bit global registers</td>
</tr>
<tr>
<td><strong>g0-g14</strong></td>
<td>General purpose</td>
</tr>
<tr>
<td><strong>g15</strong></td>
<td>Frame pointer (FP)</td>
</tr>
<tr>
<td><strong>r0-r15</strong></td>
<td>Sixteen 32-bit local registers, which provide local storage for each active procedure, where:</td>
</tr>
<tr>
<td><strong>r0</strong></td>
<td>Previous frame pointer (pfp)</td>
</tr>
<tr>
<td><strong>r1</strong></td>
<td>Stack pointer (sp)</td>
</tr>
<tr>
<td><strong>r2</strong></td>
<td>Return instruction pointer (rip)</td>
</tr>
<tr>
<td><strong>r3-r15</strong></td>
<td>General purpose</td>
</tr>
<tr>
<td><strong>sfr0-sfr2</strong></td>
<td>Three special function registers whose meanings are:</td>
</tr>
<tr>
<td><strong>sf0</strong></td>
<td>Interrupt-pending register (IPND)</td>
</tr>
<tr>
<td><strong>sf1</strong></td>
<td>Interrupt mask register (IMSK)</td>
</tr>
<tr>
<td><strong>sf2</strong></td>
<td>DMA command register (DMAC)</td>
</tr>
<tr>
<td><strong>pfp</strong></td>
<td>Previous frame pointer (r0)</td>
</tr>
<tr>
<td><strong>sp</strong></td>
<td>Stack pointer (r1)</td>
</tr>
</tbody>
</table>
rip  Return instruction pointer (r2)
ac   Arithmetic controls register
pc   Process controls register
ICON Interrupt control register
IPND  Interrupt-pending register (sf0)
IMSK  Interrupt mask register (sf1)
IMAP0-IMAP2  Interrupt mapping registers
DMAC  DMA command register (sf2)
DMACW DMA control word: accessed via assembler: sdma
tc   Trace controls register
IPB0-IPB1  Instruction address breakpoint registers
DAB0-DAB1  Data address breakpoint registers
BPCON  Hardware breakpoint control register
MCON0-MCON15 Memory configuration registers
BCON  Bus configuration register

<table>
<thead>
<tr>
<th>CONTROL STRUCTURES</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMI</td>
<td>Initial memory image</td>
</tr>
<tr>
<td>IBR</td>
<td>Initialization boot record</td>
</tr>
<tr>
<td>PRCB</td>
<td>Process control block</td>
</tr>
</tbody>
</table>
4

System Error Handling

4.1 INTRODUCTION

Many events can cause either a hardware or software error. The responses to those error conditions are carefully controlled. This section describes the error types and sources.

4.2 ERROR CONDITIONS

4.2.1 Hardware Errors

Hardware errors are errors that are detected in the hardware logic of the HK80/V960E.

The following error conditions might arise during MPU cycles:

<table>
<thead>
<tr>
<th>CONDITION</th>
<th>DEFINITION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parity Error</td>
<td>Incorrect parity was detected during a read cycle from on-card RAM memory. This might result from a true parity error (RAM data changed) or because the memory location was not initialized prior to the read and it contained garbage. Parity errors generate a nonmaskable interrupt.</td>
</tr>
<tr>
<td>Bus Error</td>
<td>The bus error occurs when an access has timed out before the cycle has been acknowledged. All on-card accesses and accesses to either the VMEbus or the VSB bus are timed by the VME interface controller (VIC). The timeout period is programmable and enabled in the VIC (see section 6.10).</td>
</tr>
</tbody>
</table>
Accesses to nonexistent locations on the VMEbus or undefined on-card I/O can cause the bus to hang indefinitely if no watchdog timer is enabled.

Bus errors generate a nonmaskable interrupt.

Bus errors and parity errors assert the nonmaskable interrupt pin and then terminate the cycle normally. The processor then traps to the NMI exception routine. When read, the error status latch removes the nonmaskable interrupt and provides a 3-bit code that indicates the bus master at the time of failure and the source of the failure (Table 4-1).

### TABLE 4-1
**HK80/V960E error status latch encoding**

Port address: 0210,0000<sub>16</sub>. Size: Byte. Type: Read.

<table>
<thead>
<tr>
<th>D2</th>
<th>D1</th>
<th>D0</th>
<th>Failure Code</th>
<th>Owner of Local Bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Bus error</td>
<td>Unknown</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Parity error</td>
<td>Unknown</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Bus error</td>
<td>82596CA (Ethernet)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Parity error</td>
<td>82596CA (Ethernet)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Bus error</td>
<td>VIC068 (VME slave access)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Parity error</td>
<td>VIC068 (VME slave access)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Bus error</td>
<td>80960CA (MPU)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Parity error</td>
<td>80960CA (MPU)</td>
</tr>
</tbody>
</table>

#### 4.2.2 Software Errors

Software errors are errors that are detected by the 80960CA and are all handled through the fault table as described in section 3.5. For a detailed description of methods the processor uses to deal with these errors, refer to section 3.5 ("MPU Faults") and the 80960CA user's manual.

<table>
<thead>
<tr>
<th>CONDITION</th>
<th>SUBTYPE AND DEFINITION</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Operation Faults</strong></td>
<td>An operation fault indicates that the processor cannot execute the current instruction because of invalid instruction syntax or operand semantics.</td>
</tr>
</tbody>
</table>

**Invalid opcode**: The processor has detected an undefined opcode or addressing mode.
**Unimplemented:** The processor has attempted to execute an instruction that was fetched from on-chip RAM.

**Unaligned:** The processor has attempted to access an unaligned word or group of words in memory. This error can be disabled in the fault configuration word.

**Invalid operand:** The processor has attempted to execute an instruction for which one or more of the operands have special requirements that are not satisfied.

### Arithmetic Faults

An arithmetic fault indicates that the processor has encountered a problem while attempting to execute an arithmetic operation.

**Integer Overflow:** The result of an integer instruction overflows the destination. This error can be disabled in the arithmetic controls register.

**Zero Divide:** A zero divide indicates that the divisor operand of a divide operation is zero.

### Type Fault

The **Type Mismatch** fault indicates the processor has attempted to perform an illegal operation of an architecturally defined data type or a typed data structure. From user mode, attempts to execute the `modpc` instruction and attempts to access on-chip data RAM or a special function register generate this fault.

### Protection fault

The **Length** fault indicates that the index in a call's instruction points to an entry beyond the extent of the system procedure table.

### Constraint fault

The **Privileged** fault is generated when a program or procedure attempts to use a supervisor-only instruction from user mode. Privileged instructions are `sdma`, `udma`, and `sysctl`.

### Parallel fault

The **Parallel** fault indicates that one or more faults occurred when the processor was executing instructions in parallel by different execution units. (Multiple faults can occur simultaneously because the processor can execute multiple instructions in parallel.) If this happens, a fault record is created for each fault that occurs.
On-card Memory Configuration

5.1 INTRODUCTION

The Heurikon HK80/V960E microcomputer accommodates a variety of RAM and ROM configurations. There is a single ROM socket for PROM, EPROM or EEPROM, 24 ZIP RAM positions, and a nonvolatile RAM. Off-card memory may be accessed via the VMEbus or the VSB.

5.2 ROM

The HK80/V960E's ROM is accessible during the initial power-up sequence until the ROMINH bit is set. When the ROMINH bit is cleared (reset state) ROM is mirrored throughout the highest 1 Mbyte of memory (FFFF,0000₁₆ - FFFF,FFFF₁₆). When the ROMINH bit is set, the highest 1 Mbyte becomes the VME extended memory space (see Table 5-1). Although execution out of ROM is impossible when ROMINH is set, it is still possible to access the real-time clock module.

<table>
<thead>
<tr>
<th>ROM Address Space</th>
</tr>
</thead>
<tbody>
<tr>
<td>F000,0000 - FFFF,0000 is reserved.</td>
</tr>
<tr>
<td>FFF0,0000₁₆ - FFFF,FFFF₁₆ is ROM.</td>
</tr>
<tr>
<td>F000,0000₁₆ - FFFF,FFFF₁₆ is VME extended space.</td>
</tr>
</tbody>
</table>

Associated with the ROM socket is a set of jumpers that must be set according to the type of ROM being used. The HK80/V960E supports EPROM sizes from 64 Kbit to 8 Mbit (2764 - 27080). The ROM size and associated configuration are shown in Figure 5-1:
5-2

HK80/V960E User’s Manual

<table>
<thead>
<tr>
<th>64 Kbit - 256 Kbit</th>
<th>512 Kbit</th>
<th>1 Mbit</th>
<th>2 Mbit</th>
<th>4 Mbit</th>
<th>8 Mbit</th>
</tr>
</thead>
<tbody>
<tr>
<td>10 O 9</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
</tr>
<tr>
<td>8 O 7</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
</tr>
<tr>
<td>6 O 5</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
</tr>
<tr>
<td>4 O 3</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
</tr>
<tr>
<td>2 O 1</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
<td>O O</td>
</tr>
</tbody>
</table>

**FIGURE 5-1. ROM capacity and jumper positions**

Jumper J17 is for ROM (U15). See section 15.3 for help in locating the jumpers.

The ROM socket has 32 pins. When using a 28-pin device, justify it so that socket pins 1, 2, 31, and 32 are empty. Twenty-four-pin devices are not supported. The ROM access time must be ≤250 nanoseconds.

**FIGURE 5-2. ROM positioning diagram**

*Note:* If you make your own ROMs, keep in mind that no matter what size the ROM is (or where it is located), some part of it should be at the IBR (Initialization Boot Record) address FFFF,FF00₁₆. This address is a function of the 80960CA and cannot be changed. Therefore, the ROM must contain the IBR and it must be at this address (mirror or otherwise) from the 80960CA's point of view. Refer to the 80960CA user's manual for further details.
5.3 ON-CARD RAM

The HK80/V960E uses 24 ZIP RAM packages. Standard memory configurations are 2 or 8 Mbytes. On-card RAM occupies physical addresses starting at 0000,0400_{16}. The first 400_{16} of memory is the on-chip DATA RAM of the 80960CA. The memory spaces are given in Table 5-2.

<table>
<thead>
<tr>
<th>Memory Size</th>
<th>Memory Address Space</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-Kbyte data cache</td>
<td>0000,0000_{16} - 0000,0400_{16}</td>
</tr>
<tr>
<td>2 Mbytes</td>
<td>0000,0400_{16} - 0020,0400_{16}</td>
</tr>
<tr>
<td>6 Mbytes (optional)</td>
<td>0020,0400_{16} - 00080,0400_{16}</td>
</tr>
</tbody>
</table>

5.4 BUS MEMORY

See sections 6 and 7 for details concerning the VME/VSB bus interface.
### 5.5 PHYSICAL MEMORY MAP

See section 15.2 for an I/O device address summary.

![Physical Memory Map Diagram](image)

**FIGURE 5-3. Physical memory map**
5.6 MEMORY TIMING

The HK80/V960E memory logic has been carefully tuned to give optimal memory cycle times under a variety of conditions.

The base cycle time for an 80960CA is two clock cycles for a RAM read or write and one clock cycle for subsequent burst cycles. Although the 80960CA cannot perform memory accesses any faster than this, it can be made to perform slower accesses. Table 5-3 shows the base cycle times for the 80960CA for accesses with no wait states:

<table>
<thead>
<tr>
<th>Cycle</th>
<th>Number of Clocks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reads</td>
<td>2</td>
</tr>
<tr>
<td>Writes</td>
<td>2</td>
</tr>
<tr>
<td>Burst Read (4 accesses)</td>
<td>5</td>
</tr>
<tr>
<td>Burst Write (4 accesses)</td>
<td>5</td>
</tr>
</tbody>
</table>

The HK80/V960E utilizes several features to provide the memory bandwidth the processor requires.

**Reads**  
The HK80/V960E provides a bank interleave memory structure that allows the concurrent access of adjacent long words in memory. The bank interleaving of read cycles allows the processor to achieve no wait states on the second, third, and fourth accesses of a burst read cycle at 33 MHz.

**Writes**  
The HK80/V960E also performs write posting of memory write cycles. This allows the processor to terminate the write cycle early, permitting the memory to complete the write cycle. With the combination of bank interleaving and write posting, the HK80/V960E can achieve no wait state cycles for writes and burst writes.

The use of bank interleaving and write posting provides the HK80/V960E with nearly no-wait-state performance. The only wait state occurs on read cycles and the first cycle of a read burst cycle.

Table 5-4 describes the expected wait states for the HK80/V960E:
The HK80/V960E will provide either 2 or 8 Mbytes of memory using 70-nanosecond DRAMs.

There are two other sources of wait states that DRAM architectures can exhibit:

1. When a refresh must be performed and the DRAM controller is unable to perform the refresh during non-RAM cycles. This happens so infrequently that any performance degradation is usually unnoticeable.

2. When the processor is required to perform back-to-back memory cycles with no delays, which rarely occurs because of the instruction cache and data RAM. In such a case, single reads and writes would require five clock cycles, and burst reads and writes would require eight clock cycles.

While the above information is important in comparing the relative performance of DRAM designs, the performance of individual DRAM designs has much less impact on overall system performance than one might expect. The reason for this is that the internal cache and data RAM built into the 80960CA chip helps to decouple the processor from slower speed memories such as DRAMs.

To summarize, the higher the cache hit rates, the less impact external memory has on system performance.

### 5.7 NONVOLATILE RAM

A particularly useful feature of the HK80/V960E is its non-volatile RAM (NV-RAM), which allows precious data and system configuration information to be stored and recovered across power cycles. The NV-RAM is configured as 8 Kbytes of 8-bit words (low byte of every other long word), of which 6 Kbytes are user-accessible (Table 5-5).
TABLE 5-5
Nonvolatile RAM addresses

<table>
<thead>
<tr>
<th>Address</th>
<th>Mode</th>
<th>Size</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0270,0000₁₆ - 0271,0000₁₆</td>
<td>Read</td>
<td>8 Kbytes</td>
<td>Readable portion of nonvolatile memory</td>
</tr>
<tr>
<td>0270,0000₁₆ - 0270,C000₁₆</td>
<td>Write (read-modify-write)</td>
<td>6 Kbytes</td>
<td>Writeable portion of nonvolatile memory</td>
</tr>
</tbody>
</table>

To avoid destruction of nonvolatile memory by an errant program, a read-modify-write cycle is required to write the nonvolatile memory (ASM960 atomic modify atmod, ASM960 atomic add atadd). Examples of modifying nonvolatile memory can be found in Appendix A.

Physically, the nonvolatile memory is an 8-Kbyte-by-8-bit EEPROM (or equivalent). Reads from nonvolatile memory take about 300 nanoseconds. Writes to nonvolatile memory are much more time consuming; they take about 10 milliseconds. A write can be verified by continually reading the location until the expected value is returned. To reduce the write delays, the nonvolatile memory supports a burst mode, which allows the writing of a 32-byte block of memory at one time. The chip is rated for 10,000 write cycles per location.

The nonvolatile memory device has been partitioned into three sections, which are outlined in Figure 5-4 and further described in this section.
FIGURE 5-4. EEPROM partitions

The first section (5,632 bytes) is the user-configurable read/write section of the nonvolatile memory. This section can be modified by a user's application with no effect on the other sections.

The second section consists of 512 bytes of information for configuring the monitor and board upon reset. This section should not be modified by a user's application.

The last quarter (2,048 bytes) of the nonvolatile memory is reserved for Heurikon's use and contains manufacturing information, service information, and hardware configuration information. This region is hardware write protected and can only be written by Heurikon Corporation.

The HK80/V960E addresses nonvolatile memory so that 1 byte is mapped to every other long word location. On this basis, the first byte is located at 0270,0000, the second byte is at 0270,0008, the third byte at 0270,0010, and so forth.

We recommend that you use a function that reads portions of the nonvolatile memory into contiguous memory buffers for easy manipulation. See Appendix B for the definitions and contents of the Heurikon-defined structures. Also see Appendix A for programming examples for maintaining the nonvolatile memory structures.
6.1 INTRODUCTION

The HK80/V960E has a VMEbus interface that conforms to the specifications set forth in the following section. The VMEbus interface consists of the VIC068 VMEbus Interface Controller (VIC) and required support circuitry to perform all VMEbus functions. The control logic for the VMEbus allows numerous bus masters to share the resources on the bus. Up to 21 boards may be used on the VMEbus.

Please refer to the VIC068 VMEbus Interface Controller Specification from VTC for a detailed description of the VIC.

The HK80/V960E VME interface has the following features:

**Address** The VMEbus interface uses 32 address lines for a total of 4 Gbytes of VMEbus address space. Supported are the "short," "standard," and "extended" address modes, which use 16, 24, and 32 address lines, respectively.

**Data** The VMEbus interface uses 32 data lines to support 8-, 16-, 24-, or 32-bit data transfers.

**Interrupts** The VIC handles the seven VMEbus interrupts and multiple local interrupts.

**Mailbox** The mailbox consists of a collection of 8-bit registers that can be used for interprocessor communications over the VMEbus.

**System Controller** The HK80/V960E may be configured as the VMEbus system controller, and would perform the necessary system controller functions of SYSCLK, BCLR, SYSRESET, bus watchdog, and bus arbiter.
The HK80/V960E supports the VME sub-system bus (VSB) expansion interface, which allows high speed 8-, 16-, 24-, 32-bit data transfers without the need for the VME bus. See section 7 for details.

### 6.2 VMEbus SIGNAL DESCRIPTIONS

VME signals, described below, are defined on P1 and part of P2. VSB is defined on the rest of P2; VSB signal descriptions are described in section 7.

Refer to the Motorola VMEbus specification, revision C.1, for detailed usage of VME signals. All signals are bidirectional unless otherwise stated.

The following signals on connectors P1 and P2 are used for the VMEbus interface. For a complete listing of the pins, refer to section 6.11.

**A01-A15** ADDRESS bus (bits 1-15). Three-state address lines that are used to broadcast a *short* address.

**A16-A23** ADDRESS bus (bits 16-23). Three-state address lines that are used in conjunction with A01-A15 to broadcast a *standard* address.

**A24-A31** ADDRESS bus (bits 24-31). Three-state address lines that are used in conjunction with A01-A23 to broadcast an *extended* address.

**ACFAIL** AC FAILURE. This signal is an input to the HK80/V960E and may be used to generate an interrupt to the 80960CA by programming the VIC accordingly.

**AM0-AM5** ADDRESS MODIFIER (bits 0-5). Three-state lines that are used to broadcast information such as address size and cycle type.

**AS** ADDRESS STROBE. A three-state signal that indicates when a valid address has been placed on the address bus.

**BBSY** BUS BUSY. An open-collector signal driven low by the current MASTER to indicate that it is using the bus. When the MASTER releases this line, the resultant rising edge causes the ARBITER to sample the bus request lines and grant the bus to the high-
est priority requester. Early release mode is supported.

**BCLR***

BUS CLEAR. A totem-pole signal generated by the ARBITER to indicate when there is a higher priority request for the bus. This signal requests the current MASTER to release the bus.

**BERR***

BUS ERROR. An open-collector signal generated by a SLAVE or BUS TIMER. This signal indicates to the MASTER that the data transfer was not completed.

**BG0IN*-BG3IN***

BUS GRANT (0-3) IN. Totem-pole signals generated by the ARBITER and REQUESTERS. Bus-grant-in and bus-grant-out signals form bus grant daisy chains. An input to the HK80/V960E, the bus-grant-in signal indicates that the HK80/V960E may use the bus.

**BG0OUT*-BG3OUT***

BUS GRANT (0-3) OUT. Totem-pole signals generated by REQUESTERS. An output from the HK80/V960E, the bus-grant-out signal indicates to the next board in the daisy-chain that it may use the bus.

**BR0*-BR3***

BUS REQUEST (0-3). Open-collector signals generated by REQUESTERS. Assertion of one of these lines indicates that some MASTER needs to use the bus.

**D00-D31***

DATA BUS. Three-state bidirectional data lines used to transfer data between MASTERS and SLAVES.

**DS0*, DS1***

DATA STROBE ZERO, ONE. A three-state signal used in conjunction with LWORD* and A01 to indicate how many data bytes are being transferred (one, two, three, or four). During a write cycle, the falling edge of the first data strobe indicates that valid data are available on the data bus.

**DTACK***

DATA TRANSFER ACKNOWLEDGE. An open-collector signal generated by a SLAVE. The falling edge of this signal indicates that valid data are available on the data bus during a read cycle, or that data have been accepted from the data bus during a write cycle. The rising edge indicates when the SLAVE has released the data bus at the end of a READ CYCLE.

**IACK***

INTERRUPT ACKNOWLEDGE. An open-collector or three-state signal used by an INTERRUPT HANDLER acknowledging an
interrupt request. It is routed, via a backplane signal trace, to the IACKIN* pin of slot 1, where it forms the beginning of the IACKIN*-IACKOUT* daisy-chain.

IACKIN* INTERRUPT ACKNOWLEDGE IN. A totem-pole signal and an input to the HK80/V960E. The IACKIN* indicates that the board may respond to the INTERRUPT ACKNOWLEDGE CYCLE that is in progress.

IACKOUT* INTERRUPT ACKNOWLEDGE OUT. A totem-pole signal and an output from the HK80/V960E. The IACKIN* and IACKOUT* signals form a daisy-chain. The IACKOUT* signal indicates to the next board in the daisy-chain that it may respond to the INTERRUPT ACKNOWLEDGE CYCLE in progress.

IRQ1*-IRQ7* INTERRUPT REQUEST (1-7). Open-collector signals, generated by an INTERRUPTER, which carry interrupt requests. When several lines are monitored by a single INTERRUPT HANDLER, the highest numbered line is given the highest priority.

LWORD* LONG WORD. A three-state signal used in conjunction with DSO*, DS1*, and A01 to select which byte location(s) within the 4-byte group are accessed during the data transfer.

RESERVED RESERVED. A signal line reserved for future VMEbus enhancements. This line must not be used.

SERCLK SERIAL CLOCK. A totem-pole signal that is used to synchronize the data transmission on the VMEbus. This signal is not implemented on the HK80/V960E.

SERDAT* SERIAL DATA. An open-collector signal that is used for VMEbus data transmission. This signal is not implemented on the HK80/V960E.

SYSCLK SYSTEM CLOCK. A totem-pole signal that provides a constant 16-MHz clock signal that is independent of any other bus timing. This signal is driven if the HK80/V960E is a system controller.

SYSAUX* SYSTEM AUX. An open-collector signal that indicates a failure has occurred in the system. It is also used at power-on to indicate that at least one VMEbus board is still in its power-on initialization phase. This signal
may be generated by any board on the VMEbus. The VIC drives this signal low at power-up and may be programmed to generate an interrupt if asserted by another board in the system. Details are given in section 6.9.

**SYSRESET***

SYSTEM RESET. An open-collector signal that, when asserted, causes the system to be reset.

**WRITE***

WRITE. A three-state signal generated by the MASTER to indicate whether the data transfer cycle is a read or a write. A high level indicates a read operation; a low level indicates a write operation.

**+5V STDBY***

+5 Vdc STANDBY. This line supplies +5 Vdc to devices requiring battery backup. This signal is not used on the HK80/V960E.

### 6.3 VIC REGISTER MAP

The base address of the VIC chip is 02A0,0000. Table 6-1 shows the VIC register offsets from the base. Please refer to the VIC068 VMEbus Interface Controller Specification from VTC for a detailed description of the VIC registers.
### TABLE 6-1
VIC register map

<table>
<thead>
<tr>
<th>Offset Address</th>
<th>Acronym</th>
<th>Register Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0₁₆</td>
<td>VICR</td>
<td>VMEbus Interrupter Interrupt Control Register</td>
</tr>
<tr>
<td>4₁₆</td>
<td>VICR1</td>
<td>VMEbus Interrupter Control Register 1</td>
</tr>
<tr>
<td>8₁₆</td>
<td>VICR2</td>
<td>VMEbus Interrupter Control Register 2</td>
</tr>
<tr>
<td>C₁₆</td>
<td>VICR3</td>
<td>VMEbus Interrupter Control Register 3</td>
</tr>
<tr>
<td>10₁₆</td>
<td>VICR4</td>
<td>VMEbus Interrupter Control Register 4</td>
</tr>
<tr>
<td>14₁₆</td>
<td>VICR5</td>
<td>VMEbus Interrupter Control Register 5</td>
</tr>
<tr>
<td>18₁₆</td>
<td>VICR6</td>
<td>VMEbus Interrupter Control Register 6</td>
</tr>
<tr>
<td>1C₁₆</td>
<td>VICR7</td>
<td>VMEbus Interrupter Control Register 7</td>
</tr>
<tr>
<td>20₁₆</td>
<td>DSICR</td>
<td>DMA Status Interrupt Control Register</td>
</tr>
<tr>
<td>24₁₆</td>
<td>LICR1</td>
<td>Local Interrupt Control Register 1</td>
</tr>
<tr>
<td>28₁₆</td>
<td>LICR2</td>
<td>Local Interrupt Control Register 2</td>
</tr>
<tr>
<td>2C₁₆</td>
<td>LICR3</td>
<td>Local Interrupt Control Register 3</td>
</tr>
<tr>
<td>30₁₆</td>
<td>LICR4</td>
<td>Local Interrupt Control Register 4</td>
</tr>
<tr>
<td>34₁₆</td>
<td>LICR5</td>
<td>Local Interrupt Control Register 5</td>
</tr>
<tr>
<td>38₁₆</td>
<td>LICR6</td>
<td>Local Interrupt Control Register 6</td>
</tr>
<tr>
<td>3C₁₆</td>
<td>LICR7</td>
<td>Local Interrupt Control Register 7</td>
</tr>
<tr>
<td>40₁₆</td>
<td>ICGSICR</td>
<td>ICGS Interrupt Control Register</td>
</tr>
<tr>
<td>44₁₆</td>
<td>ICMSICR</td>
<td>ICMS Interrupt Control Register</td>
</tr>
<tr>
<td>48₁₆</td>
<td>EGICR</td>
<td>Error Group Interrupt Control Register</td>
</tr>
<tr>
<td>4C₁₆</td>
<td>ICGSIVBR</td>
<td>ICGS Interrupt Vector Base Register</td>
</tr>
<tr>
<td>50₁₆</td>
<td>ICMSIVBR</td>
<td>ICMS Interrupt Vector Base Register</td>
</tr>
<tr>
<td>54₁₆</td>
<td>LVBR</td>
<td>Local Interrupt Vector Base Register</td>
</tr>
<tr>
<td>58₁₆</td>
<td>EGVBR</td>
<td>Error Group Interrupt Vector Base Register</td>
</tr>
<tr>
<td>5C₁₆</td>
<td>ICSR</td>
<td>Interprocessor Communications Switch Register</td>
</tr>
<tr>
<td>60₁₆</td>
<td>ICR0</td>
<td>Interprocessor Communications Register 0</td>
</tr>
<tr>
<td>64₁₆</td>
<td>ICR1</td>
<td>Interprocessor Communications Register 1</td>
</tr>
<tr>
<td>68₁₆</td>
<td>ICR2</td>
<td>Interprocessor Communications Register 2</td>
</tr>
<tr>
<td>6C₁₆</td>
<td>ICR3</td>
<td>Interprocessor Communications Register 3</td>
</tr>
</tbody>
</table>

Continues.
### TABLE 6-1 — Continued.
#### VIC register map

<table>
<thead>
<tr>
<th>Address</th>
<th>Register Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>70h</td>
<td>ICR4</td>
<td>Interprocessor Communications Register 4</td>
</tr>
<tr>
<td>74h</td>
<td>ICR5</td>
<td>Interprocessor Communications Register 5</td>
</tr>
<tr>
<td>78h</td>
<td>ICR6</td>
<td>Interprocessor Communications Register 6</td>
</tr>
<tr>
<td>7Ch</td>
<td>ICR7</td>
<td>Interprocessor Communications Register 7</td>
</tr>
<tr>
<td>80h</td>
<td>VIRSR</td>
<td>VMEbus Interrupt Request and Status Register</td>
</tr>
<tr>
<td>84h</td>
<td>VIVR1</td>
<td>VMEbus Interrupt Vector Register 1</td>
</tr>
<tr>
<td>88h</td>
<td>VIVR2</td>
<td>VMEbus Interrupt Vector Register 2</td>
</tr>
<tr>
<td>8Ch</td>
<td>VIVR3</td>
<td>VMEbus Interrupt Vector Register 3</td>
</tr>
<tr>
<td>90h</td>
<td>VIVR4</td>
<td>VMEbus Interrupt Vector Register 4</td>
</tr>
<tr>
<td>94h</td>
<td>VIVR5</td>
<td>VMEbus Interrupt Vector Register 5</td>
</tr>
<tr>
<td>98h</td>
<td>VIVR6</td>
<td>VMEbus Interrupt Vector Register 6</td>
</tr>
<tr>
<td>9Ch</td>
<td>VIVR7</td>
<td>VMEbus Interrupt Vector Register 7</td>
</tr>
<tr>
<td>A0h</td>
<td>TTR</td>
<td>Transfer Timeout Register</td>
</tr>
<tr>
<td>A4h</td>
<td>LBTR</td>
<td>Local Bus Timing Register</td>
</tr>
<tr>
<td>A8h</td>
<td>BTDR</td>
<td>Block Transfer Definition Register</td>
</tr>
<tr>
<td>ACh</td>
<td>VICR1</td>
<td>VMEbus Interface Configuration Register 1</td>
</tr>
<tr>
<td>B0h</td>
<td>APCR</td>
<td>Arbiter and Requester Configuration Register</td>
</tr>
<tr>
<td>B4h</td>
<td>AMSR</td>
<td>Address Modifier Source Register</td>
</tr>
<tr>
<td>B8h</td>
<td>BESR</td>
<td>Bus Error Status Register</td>
</tr>
<tr>
<td>BCh</td>
<td>DMASR</td>
<td>DMA Status Register</td>
</tr>
<tr>
<td>C0h</td>
<td>SS0CR0</td>
<td>Slave Select 0 Control Register 0</td>
</tr>
<tr>
<td>C4h</td>
<td>SS0CR1</td>
<td>Slave Select 0 Control Register 1</td>
</tr>
<tr>
<td>C8h</td>
<td>SS1CR0</td>
<td>Slave Select 1 Control Register 0</td>
</tr>
<tr>
<td>CCb</td>
<td>SS1CR1</td>
<td>Slave Select 1 Control Register 1</td>
</tr>
<tr>
<td>D0h</td>
<td>RCR</td>
<td>Release Control Register</td>
</tr>
<tr>
<td>D4h</td>
<td>BTCR</td>
<td>Block Transfer Control Register</td>
</tr>
<tr>
<td>D8h</td>
<td>BTLR0</td>
<td>Block Transfer Length Register 0</td>
</tr>
<tr>
<td>DCb</td>
<td>BTLR1</td>
<td>Block Transfer Length Register 1</td>
</tr>
<tr>
<td>E0h</td>
<td>SYSRR</td>
<td>System Reset Register</td>
</tr>
<tr>
<td>E4h</td>
<td>Undefined</td>
<td></td>
</tr>
<tr>
<td>E8h</td>
<td>Undefined</td>
<td></td>
</tr>
<tr>
<td>ECb</td>
<td>Undefined</td>
<td></td>
</tr>
<tr>
<td>F0h</td>
<td>Undefined</td>
<td></td>
</tr>
<tr>
<td>F4h</td>
<td>Undefined</td>
<td></td>
</tr>
<tr>
<td>F8h</td>
<td>Undefined</td>
<td></td>
</tr>
<tr>
<td>FCb</td>
<td>Undefined</td>
<td></td>
</tr>
</tbody>
</table>
6.4 VMEbus INTERRUPTS

VMEbus interrupt generation and handling capability is provided by the VIC chip. The following features are included:

- Conformance to the Motorola VMEbus specification revision C.1
- The capability to interrupt other boards on the VMEbus using any of the seven VMEbus interrupt levels
- The capability to generate interrupts on multiple levels at the same time
- The capability to intercept VMEbus, VIC, and on-board interrupts and provide an interrupt to the MPU
- Capability to provide vectors for VIC and local interrupts
- A timer interrupt

The seven VMEbus interrupts are monitored and controlled by the VIC chip (as shown in Fig. 6-1). An interrupt to the 80960CA can be generated when a desired bus interrupt signal is on. There are two functions described below. The interrupter generates bus interrupts; the interrupt handler receives interrupts from the bus.

For details on the VIC processor, read the VIC068 VMEbus Interface Controller Specification by VTC Incorporated.

6.4.1 Interrupter Operation

The VIC may assert interrupt requests on the VMEbus at all of the seven interrupt levels. It may generate interrupt requests on multiple levels simultaneously.

Interrupt generation is programmed through the VMEbus interrupt request/status register (VIRSR) of the VIC processor. This register allows each interrupt to be set and reset by writing a 1 or a 0 to the corresponding bit in the register.

The VIC068 also includes seven VMEbus interrupt vector registers (VIVR1-VIVR7) that must be initialized before the interrupt is turned on. When a VMEbus interrupt is acknowledged, an internal interrupt can be generated to complete the handshake without polling the VMEbus interrupt request and status register (VIRSR) for the acknowledge of an interrupt. The local interrupt for acknowledges is programmed using both the VMEbus interrupter interrupt control register (VIICR) and the error group interrupt vector base register (EGIVBR).
6.4.2 Interrupt Handler Operation

The VIC controller handles all VMEbus interrupts (IRQ1*-IRQ7*) and some local interrupts (see Table 6-3).

6.4.2.1 VIC Interrupt Requests

VIC interrupts are presented to the 80960CA on three lines, IPL0-IPL2. The VIC chip can be programmed to present one of
seven priority levels on the IPL lines. The 80960CA interrupt controller treats these lines as dedicated interrupt requests.

**Note:** Because the IPL lines are interpreted by the 80960CA as nonencoded interrupt requests, the VIC must never be programmed to assert two IPL lines for any interrupt source. In other words, the VIC should be programmed to drive IPL2-0 values of 01\textsubscript{16}, 02\textsubscript{16}, and 04\textsubscript{16} corresponding to IPL0, IPL1, and IPL2, respectively. Programming any other values into the VIC registers will result in unpredictable program behavior that might prove very difficult to debug.

## 6.4.2.2 VIC Interrupt Acknowledges

The VIC indicates an interrupt condition to the processor on either IPL2, IPL1, or IPL0 and is received by the processor on XINT2, XINT1, and XINT0, respectively. When the 80960CA has detected an interrupt and the correct interrupt handler is executed, it is the responsibility of the interrupt handler to remove the VIC interrupt request by reading the interrupt vector. One interrupt acknowledge address is associated with each interrupt line (shown in Table 6-2). These IACK addresses are used for on-card interrupt sources from the VIC and VME interrupts. Thus, during a VME interrupt cycle, reading these addresses will cause the VIC to fetch the STATUS/ID and perform an IACK cycle on the VMEbus.

### TABLE 6-2

<table>
<thead>
<tr>
<th>IPL(2:0)</th>
<th>Interrupt Source</th>
<th>Interrupt Acknowledge Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>01\textsubscript{16}</td>
<td>IPL0</td>
<td>8-bit vector (STATUS/ID) at 02B0,0010\textsubscript{16}</td>
</tr>
<tr>
<td>02\textsubscript{16}</td>
<td>IPL1</td>
<td>8-bit vector (STATUS/ID) at 02B0,0004\textsubscript{16}</td>
</tr>
<tr>
<td>04\textsubscript{16}</td>
<td>IPL2</td>
<td>8-bit vector (STATUS/ID) at 02B0,0008\textsubscript{16}</td>
</tr>
</tbody>
</table>

Reading an interrupt acknowledge address causes an 8-bit vector to be read and the interrupt to be removed. An attempt to read a vector when no interrupt is present results in a bus error.

The VIC can be programmed to generate interrupts to the 80960CA for the following sources:

- **Error Group Interrupts:** Refer to the VIC error group control register (EGICR) and the error group interrupt vector base register (EGIVBR).
**ACFAIL**: If a power failure module is installed on the VMEbus backplane, the VIC may be programmed to generate an interrupt if a power failure occurs (that is, VMEbus ACFAIL* asserted).

**SYSFAIL**: The VIC may be programmed to generate an interrupt when a system failure is indicated (that is, VMEbus SYSFAIL* asserted).

**Arbitration timeout**: When the VIC times out on arbitration, the VIC can be programmed to generate an interrupt.

**Write posted cycle failure**: If a write cycle that was posted by the processor fails, the processor is notified by this interrupt.

- **Local Interrupts (LIRQ7-LIRQ0)**: The VIC can be programmed to generate interrupts for SCSI Resets, Ring Detection on SCC ports A and C, front panel interrupt requests, and VSB interrupt requests. Refer to the VIC local interrupt control registers (LICR1-LICR7) and local interrupt vector base register (LIVBR).

- **ICGS Group Interrupts**: The interprocessor communications global switches (ICGS) allow other VMEbus boards to interrupt the HK80/V960E for global events. Refer to the VIC ICGS interrupt control register (ICGSICR) and ICGS interrupt vector base register (ICGSIVBR).

- **ICMS Group Interrupts**: The interprocessor communications module switches (ICMS) allow other VMEbus boards to interrupt the HK80/V960E for HK80/V960E-specific events. Refer to the VIC ICMS interrupt control register (ICMSICR) and ICMS interrupt vector base register (ICMSIVBR).

- **VMEbus Interrupts (IRQ7-IRQ0)**: The VIC can be programmed to receive and generate the seven VMEbus interrupts with STATUS/ID (vector) information. Refer to the VIC VMEbus interrupt control registers (VICR1-VICR7) and VMEbus interrupt vector registers (VIVR1-VIVR7).

- **DMA Status/Complete Interrupt**: If this interrupt is enabled, the VIC generates an interrupt if either the DMA completes, or a BERR occurs (local or VME), during the DMA transfer. Refer to the DMA status interrupt control register (DSICR) and error group interrupt vector base register (EGIVBR).

- **VME interrupter handshake**: When a VMEbus interrupt generated by the HK80/V960E is acknowledged, this interrupt can be used to indicate the acknowledge has taken place. Refer to the VMEbus interrupter interrupt control register (VIICR) and the error group interrupt vector base register (EGIVBR).
Interrupts are internally prioritized, as shown in the following table.

**TABLE 6-3**

**Interrupt priorities**

<table>
<thead>
<tr>
<th>Rank</th>
<th>Interrupt</th>
</tr>
</thead>
<tbody>
<tr>
<td>19</td>
<td>LIRQ7 (SCSI Reset)</td>
</tr>
<tr>
<td>18</td>
<td>Error Group Interrupt</td>
</tr>
<tr>
<td>17</td>
<td>LIRQ6 (Ring Detect Port A)</td>
</tr>
<tr>
<td>16</td>
<td>LIRQ5 (Ring Detect Port C)</td>
</tr>
<tr>
<td>15</td>
<td>LIRQ4 (External Interrupt FPI)</td>
</tr>
<tr>
<td>14</td>
<td>LIRQ3 (VSB Interrupt Request)</td>
</tr>
<tr>
<td>13</td>
<td>LIRQ2 (not used)</td>
</tr>
<tr>
<td>12</td>
<td>LIRQ1 (Centronics Interrupt Request)</td>
</tr>
<tr>
<td>11</td>
<td>ICGS Group Interrupt</td>
</tr>
<tr>
<td>10</td>
<td>ICMS Group Interrupt</td>
</tr>
<tr>
<td>9</td>
<td>IRQ7 (VME Interrupt Request Level 7)</td>
</tr>
<tr>
<td>8</td>
<td>IRQ6 (VME Interrupt Request Level 6)</td>
</tr>
<tr>
<td>7</td>
<td>IRQ5 (VME Interrupt Request Level 5)</td>
</tr>
<tr>
<td>6</td>
<td>IRQ4 (VME Interrupt Request Level 4)</td>
</tr>
<tr>
<td>5</td>
<td>IRQ3 (VME Interrupt Request Level 3)</td>
</tr>
<tr>
<td>4</td>
<td>IRQ2 (VME Interrupt Request Level 2)</td>
</tr>
<tr>
<td>3</td>
<td>IRQ1 (VME Interrupt Request Level 1)</td>
</tr>
<tr>
<td>2</td>
<td>DMA Status/Complete Interrupt</td>
</tr>
<tr>
<td>1</td>
<td>VME Interrupt Acknowledged</td>
</tr>
</tbody>
</table>

Vector base registers are provided for each of the following groups of interrupts:

- ICGS
- ICMS
- Local interrupts
- Error interrupts

If the interrupt source is a VME interrupt, then the VIC latches the STATUS/ID (vector) onto the local bus during the local IACK cycle.
6.5 MAILBOX INTERFACE

Interprocessor communication (also known as mailbox) is provided by the VMEbus Interface Controller (VIC) processor. This section provides a brief description of the interprocessor communications facilities of the HK80/V960E. For a detailed description, read the VIC068 specification.

The mailbox interface consists of a collection of 8-bit registers and memory locations that can be used for communications with the HK80/V960E through the VMEbus. A description of the VIC registers follows:

<table>
<thead>
<tr>
<th>VIC REGISTER</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICR4-ICR0</td>
<td>Five general-purpose, dual-port &quot;Interprocessor Communications&quot; registers, which can be accessed from the VMEbus and from the HK80/V960E local bus. These registers are 8 bits wide and each has an associated semaphore bit in ICR7.</td>
</tr>
<tr>
<td>ICR5-ICR7</td>
<td>Four global switch registers.</td>
</tr>
<tr>
<td>ICR5</td>
<td>ICR5 is a VIC-specific register that specifies the revision level of the VIC.</td>
</tr>
<tr>
<td>ICR6</td>
<td>ICR6 is read only from the VMEbus and provides the status of the HK80/V960E.</td>
</tr>
<tr>
<td>ICR7</td>
<td>ICR7 is a dual-port register accessible from the VMEbus and the HK80/V960E local bus. This register provides semaphore bits for ICR0-ICR4, status of the HK80/V960E, and a means for remote resetting of the HK80/V960E.</td>
</tr>
<tr>
<td>ICGS0-ICGS3</td>
<td>Four interboard communications &quot;global switch&quot; registers, which are used to generate interrupts for global events.</td>
</tr>
<tr>
<td>ICMS0-ICMS3</td>
<td>Four interboard communications &quot;module switch&quot; registers, which are used to generate interrupts for V960E-specific events.</td>
</tr>
</tbody>
</table>

The local bus register addresses are shown in Table 6-1. The VMEbus mailbox structure is shown in Figure 6-1.
All accesses are defined as 8-bit, and accesses to undefined areas may result in a bus error. An access from the VMEbus to the appropriate address in the VMEbus short space results in the VIC's responding (as a slave) to the access.

The VMEbus mailbox can be mapped to any of 256 256-byte boundaries within the VMEbus short addressing space. All registers are accessible from the supervisory short space (AM5 - AM0 = 2D,6) and all but the global switches are accessible from the user short space (AM5 - AM0 = 29,6). The mailbox interface is enabled by writing a 1 to 0200,0080,6 and disabled by writing a 0 (see Table 6-4).

**TABLE 6-4**

<table>
<thead>
<tr>
<th>Mailbox enable</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>D0</strong></td>
</tr>
<tr>
<td>-------</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>1</td>
</tr>
</tbody>
</table>

The mailbox base address is an 8-bit value stored in a latch that is compared to address lines A15-A8 on a VMEbus short space access (Table 6-5). The mailbox base address is stored in port B of the CIO. When the CIO has been initialized properly, the
mailbox base is modified by writing to 02E0,0008\textsubscript{16} (port B of CIO). Appendix A contains an example of initializing the CIO for the HK80/V960E.

### TABLE 6-5
HK80/V960E "short" space slave mapping on VMEbus (mailbox)

<table>
<thead>
<tr>
<th>CIO Port B Compare Address</th>
<th>Mailbox Base Address for 2- and 8-Mbyte HK80/V960E</th>
</tr>
</thead>
<tbody>
<tr>
<td>00\textsubscript{16}</td>
<td>XXXX,0000\textsubscript{16}</td>
</tr>
<tr>
<td>01\textsubscript{16}</td>
<td>XXXX,0100\textsubscript{16}</td>
</tr>
<tr>
<td>02\textsubscript{16}</td>
<td>XXXX,0200\textsubscript{16}</td>
</tr>
<tr>
<td>03\textsubscript{16}</td>
<td>XXXX,0300\textsubscript{16}</td>
</tr>
<tr>
<td>0F\textsubscript{16}</td>
<td>XXXX,0F00\textsubscript{16}</td>
</tr>
<tr>
<td>10\textsubscript{16}</td>
<td>XXXX,1000\textsubscript{16}</td>
</tr>
<tr>
<td>11\textsubscript{16}</td>
<td>XXXX,1100\textsubscript{16}</td>
</tr>
<tr>
<td>12\textsubscript{16}</td>
<td>XXXX,1200\textsubscript{16}</td>
</tr>
<tr>
<td>13\textsubscript{16}</td>
<td>XXXX,1300\textsubscript{16}</td>
</tr>
<tr>
<td>FF\textsubscript{16}</td>
<td>XXXX,FF00\textsubscript{16}</td>
</tr>
</tbody>
</table>

Also see Figure 6-2, "VME Mailbox Structure."

---

### 6.6 VMEbus SYSTEM CONTROLLER

Nearly all VMEbus operations of the HK80/V960E are handled by the VMEbus Interface Controller processor (VIC068). The VIC processor can be jumpered to provide the VMEbus system controller functions via jumper J10 (see Table 6-6).

As the system controller, the VIC drives Sysclk (SYSCLK), Bus Clear (BCLR), and System Reset (SYSRESET). The system controller also provides the system bus arbitration in one of three modes: "prioritized," "round robin," and "single level" arbitration. See the VIC arbiter and requester configuration register (ARCR). If configured as the system controller, the VIC also monitors the VMEbus interface as a watchdog timer (with a programmable time-out; see section 6.10).

The VIC processor is configured as the system controller by installing jumper J10 (Table 6-6). When the HK80/V960E is
configured as the system controller, it must be installed in slot 1 with a programmable time-out.

**TABLE 6-6**

*Bus control jumpers*

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>J10</td>
<td>System Controller Enable — When this jumper is installed, the HK80/V960E acts as a VMEbus system controller as described in the VIC User's Manual.</td>
</tr>
</tbody>
</table>

*NOTE:* Only one board in a VME system should be system controller.

### 6.7 VMEbus MASTER INTERFACE

The HK80/V960E can access the VMEbus with any of the three address modes "short," "standard," and "extended" on any of the four bus request levels. Refer to the VIC registers — arbiter and requester configuration register (ARCR) and the address modifier source register (AMSR). Short addresses use 16 address lines to specify a target address. Standard addresses use 24 address lines, and extended addresses use all 32 address lines. Table 6-7 shows the relationship between the on-card physical address and the corresponding VMEbus and VSB regions.

**TABLE 6-7**

*Relationship of physical addresses to VMEbus and VSB memory regions*

<table>
<thead>
<tr>
<th>On-card Addresses</th>
<th>Bus Address</th>
<th>Memory Region</th>
</tr>
</thead>
<tbody>
<tr>
<td>0100,0000&lt;sub&gt;16&lt;/sub&gt; – 0100,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>0000&lt;sub&gt;16&lt;/sub&gt; – FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>VMEbus short address space</td>
</tr>
<tr>
<td>0300,0000&lt;sub&gt;16&lt;/sub&gt; – 03FF,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>00,0000&lt;sub&gt;16&lt;/sub&gt; – FF,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>VMEbus standard address space</td>
</tr>
<tr>
<td>0400,0000&lt;sub&gt;16&lt;/sub&gt; – 3FFF,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>0400,0000&lt;sub&gt;16&lt;/sub&gt; – 3FFF,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>VSB address space</td>
</tr>
<tr>
<td>4000,0000&lt;sub&gt;16&lt;/sub&gt; – FFFF,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>4000,0000&lt;sub&gt;16&lt;/sub&gt; – FFFF,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>VMEbus extended address space</td>
</tr>
</tbody>
</table>

*NOTE:* F000,0000<sub>16</sub> – FFFF,FFFF<sub>16</sub> is not available to VME if ROMINH = 0. See Table 5-1.

Extended VME addresses from 0000,0000<sub>16</sub> to 4000,0000<sub>16</sub> are not accessible. The region from 0400,0000<sub>16</sub> to 4000,0000<sub>16</sub> is the only accessible VSB region.

The VMEbus master release modes are programmed by writing to the RCR (release control register) of the VIC chip. If the HK80/V960E is the bus master when the requested bus operation is completed, the bus will be released according to the state contained in the RCR register. The release mode is either:

**ROR** — Release-on-request will release the VMEbus (BBSY*) when a request is detected and there are no HK80/V960E bus requests.
**RWD** — Release-when-done will release the bus when there are no further HK80/V960E bus requests.

**ROC** — Release-on-clear will retain the bus until BCLR* has been asserted by the system controller.

### 6.8 VMEbus SLAVE INTERFACE

The HK80/V960E can be accessed from the VMEbus in both "extended" and "standard" space. "Short" space is used for the mailbox only. The slave logic for each space is enabled or disabled by writing to the appropriate address.

#### 6.8.1 Extended Space

For the HK80/V960E to respond to a VMEbus extended address, the following steps must be taken:

1. The VIC register SS1CR0 (slave select one, control register 0) must be configured to respond to A32/D32 types of cycles (bits 2, 3, and 4 must be set to 100\(_2\)).

2. The extended space compare address must be written to port A of the CIO.

3. The extended space enable at 0200,0100\(_16\) must be set. (See Table 6-8.)

<table>
<thead>
<tr>
<th>TABLE 6-8</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Slave &quot;extended&quot; space enable</strong></td>
</tr>
<tr>
<td>Port address: 0200,0100(_16). Size: Long. Type: Write.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>D0</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Extended space disabled (default).</td>
</tr>
<tr>
<td>1</td>
<td>Extended space enabled.</td>
</tr>
</tbody>
</table>

The slave extended space compare address can map the HK80/V960E's RAM to one of 256 16-Mbyte boundaries. The compare address is stored in port A of the CIO and is compared to the VMEbus address lines A31-A24 (Table 6-9). When the CIO is initialized correctly, the slave compare address is modified by writing to 02E0,0010\(_16\) (CIO port A). For detailed instructions for initializing the CIO, refer to section 9 and Appendix A. When the HK80/V960E is selected as a slave in the extended space, all on-card RAM is mapped to the bus, starting at the base of the 16-Mbyte region that corresponds to the slave compare address.
### TABLE 6-9
HK80/V960E "extended" space slave mapping on VMEbus

<table>
<thead>
<tr>
<th>VMEbus Address</th>
<th>HK80/V960E Memory Mapped to Bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>HK80N960E</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2-Mbyte HK80/V960E 8-Mbyte HK80/V960E</td>
</tr>
<tr>
<td>CIO Port A Compare Address</td>
<td>2-Mbyte HK80/V960E 8-Mbyte HK80/V960E</td>
</tr>
<tr>
<td>----------------</td>
<td>---------------------------------</td>
</tr>
<tr>
<td>00₁₆</td>
<td>0000,0000₁₆ - 001F,FFFF₁₆ 0000,0000₁₆ - 007F,FFFF₁₆</td>
</tr>
<tr>
<td>01₁₆</td>
<td>0100,0000₁₆ - 011F,FFFF₁₆ 0100,0000₁₆ - 017F,FFFF₁₆</td>
</tr>
<tr>
<td>02₁₆</td>
<td>0200,0000₁₆ - 021F,FFFF₁₆ 0200,0000₁₆ - 027F,FFFF₁₆</td>
</tr>
<tr>
<td>03₁₆</td>
<td>0300,0000₁₆ - 031F,FFFF₁₆ 0000,0000₁₆ - 037F,FFFF₁₆</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>0F₁₆</td>
<td>0F00,0000₁₆ - 0F1F,FFFF₁₆ 0F00,0000₁₆ - 0F7F,FFFF₁₆</td>
</tr>
<tr>
<td>10₁₆</td>
<td>1000,0000₁₆ - 101F,FFFF₁₆ 1000,0000₁₆ - 107F,FFFF₁₆</td>
</tr>
<tr>
<td>11₁₆</td>
<td>1100,0000₁₆ - 111F,FFFF₁₆ 1100,0000₁₆ - 117F,FFFF₁₆</td>
</tr>
<tr>
<td>12₁₆</td>
<td>1200,0000₁₆ - 121F,FFFF₁₆ 1200,0000₁₆ - 127F,FFFF₁₆</td>
</tr>
<tr>
<td>13₁₆</td>
<td>1300,0000₁₆ - 131F,FFFF₁₆ 1300,0000₁₆ - 137F,FFFF₁₆</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>FF₁₆</td>
<td>FF00,0000₁₆ - FF1F,FFFF₁₆ FF00,0000₁₆ - FF7F,FFFF₁₆</td>
</tr>
</tbody>
</table>

### 6.8.2 Standard Space

For the HK80/V960E to respond to a VMEbus standard address, the following steps must be taken:

1. VIC register S50CR0 (slave select 0, control register 0) must be configured to respond to A24/D32 types of cycles (bits 2, 3, and 4 must be set to 101₂).
2. The standard space compare address must be written to port C of the CIO.
3. The standard space enable at 0200,000C₀₁₆ must be set. (See Table 6-10.)

Revision E / July 1990
TABLE 6-10
Slave "standard" space enable

<table>
<thead>
<tr>
<th>Port address: 0200,000C,</th>
<th>Size: Long. Type: Write.</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0 Function</td>
<td></td>
</tr>
<tr>
<td>0 Standard space disabled (default).</td>
<td></td>
</tr>
<tr>
<td>1 Standard space enabled.</td>
<td></td>
</tr>
</tbody>
</table>

The slave standard space compare address can map 1 Mbyte of the internal RAM to one of 16 1-Mbyte boundaries. The compare address for the standard space is stored in port C of the CIO (4 bits only) and is compared to VMEbus address lines A23-A20. When the CIO is initialized correctly, the slave compare address is modified by writing to 02E0,0000,6 (CIO port C). When the HK80/V960E is selected as a slave in the standard space, 1 Mbyte of internal RAM is mapped to the bus, as described in Table 6-11:

TABLE 6-11
HK80/V960E "standard" space slave mapping on VMEbus

<table>
<thead>
<tr>
<th>CIO Port C Compare Address</th>
<th>VMEbus Address for 2- and 8-Mbyte HK80/V960E</th>
<th>HK80/V960E Memory Mapped to Bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>0,16</td>
<td>XX00,0000,6 - XX0F,FFFF,6</td>
<td>1st Mbyte 1st Mbyte</td>
</tr>
<tr>
<td>1,16</td>
<td>XX10,0000,6 - XX1F,FFFF,6</td>
<td>2nd Mbyte 2nd Mbyte</td>
</tr>
<tr>
<td>2,16</td>
<td>XX20,0000,6 - XX2F,FFFF,6</td>
<td>3rd Mbyte 3rd Mbyte</td>
</tr>
<tr>
<td>3,16</td>
<td>XX30,0000,6 - XX3F,FFFF,6</td>
<td>4th Mbyte 4th Mbyte</td>
</tr>
<tr>
<td>4,16</td>
<td>XX40,0000,6 - XX4F,FFFF,6</td>
<td>5th Mbyte 5th Mbyte</td>
</tr>
<tr>
<td>5,16</td>
<td>XX50,0000,6 - XX5F,FFFF,6</td>
<td>6th Mbyte 6th Mbyte</td>
</tr>
<tr>
<td>6,16</td>
<td>XX60,0000,6 - XX6F,FFFF,6</td>
<td>7th Mbyte 7th Mbyte</td>
</tr>
<tr>
<td>7,16</td>
<td>XX70,0000,6 - XX7F,FFFF,6</td>
<td>8th Mbyte 8th Mbyte</td>
</tr>
<tr>
<td>8,16</td>
<td>XX80,0000,6 - XX8F,FFFF,6</td>
<td>1st Mbyte 1st Mbyte</td>
</tr>
<tr>
<td>9,16</td>
<td>XX90,0000,6 - XX9F,FFFF,6</td>
<td>2nd Mbyte 2nd Mbyte</td>
</tr>
<tr>
<td>A,16</td>
<td>XXA0,0000,6 - XXAF,FFFF,6</td>
<td>3rd Mbyte 3rd Mbyte</td>
</tr>
<tr>
<td>B,16</td>
<td>XXB0,0000,6 - XXBF,FFFF,6</td>
<td>4th Mbyte 4th Mbyte</td>
</tr>
<tr>
<td>C,16</td>
<td>XXC0,0000,6 - XXCF,FFFF,6</td>
<td>5th Mbyte 5th Mbyte</td>
</tr>
<tr>
<td>D,16</td>
<td>XXD0,0000,6 - XXDF,FFFF,6</td>
<td>6th Mbyte 6th Mbyte</td>
</tr>
<tr>
<td>E,16</td>
<td>XXE0,0000,6 - XXEF,FFFF,6</td>
<td>7th Mbyte 7th Mbyte</td>
</tr>
<tr>
<td>F,16</td>
<td>XXF0,0000,6 - XXFF,FFFF,6</td>
<td>8th Mbyte 8th Mbyte</td>
</tr>
</tbody>
</table>

Revision E / July 1990
6.8.3 Short Space

Refer to section 6.5 ("Mailbox Interface") for information on short space.

6.9 SYSFAIL CONTROL

The SYSFAIL line is controlled by the VIC processor. It is both an input and an open-collector output.

As an output, the VIC asserts the SYSFAIL line after power-up, and it remains asserted until self-tests and diagnostics are complete. It can then be removed (or set) by setting control bits in Interprocessor Communication Registers 6 and 7 (that is, ICR6 and ICR7). See the VIC manual for further details. At power-up, all other boards in the system should also do the same; that is, they should assert SYSFAIL until their diagnostics are complete. Once all boards are initialized, SYSFAIL should not be asserted by any board, except to indicate a failure of some kind.

As an input, the SYSFAIL line is used to indicate a system failure. If the VIC detects SYSFAIL asserted and if the VIC "Error Group Interrupt" is enabled, and the Error Group Interrupt Control Register (EGICR) has the SYSFAIL interrupt enabled, then the processor will be interrupted, and the Error Group Interrupt Vector Base Register (EIVBR) will indicate a SYSFAIL interrupt.

6.10 VMEbus AND LOCAL BUS WATCHDOG TIMERS

All local accesses and accesses to the VMEbus are monitored by the VIC chip. The VIC chip has two timers; one for the local bus (default is 32 microseconds) and one for the VMEbus (default is 64 microseconds). These values may be changed via the VIC Transfer Timeout Register (TTR). The local timer defaults to being on, while the VMEbus timer is only on if the VIC is configured as the system controller.

If the VMEbus timer expires, BERR is asserted (on-card), which will issue an NMI (nonmaskable interrupt) to the 80960CA and drive BERR on VMEbus.

If the local timer expires, BERR is asserted (on-card only), which will issue an NMI (Non-Maskable Interrupt) to the 80960CA.
Note: If the timer values are changed to "infinite," the corresponding bus will hang indefinitely if a nonexistent or unresponding location is accessed.

6.11 VMEbus INTERFACE

The VMEbus interface consists of P1 and P2. P1 is used for most of the VME address, data, and control lines. P2 is used for the extended VME address and data lines, and all of the VSB lines. The VSB is described in section 7.

6.11.1 VMEbus PIN ASSIGNMENTS, P1

Not all of the P1 signals are used on the HK80/V960E. See section 6.1 and 6.2 for details and signal descriptions.

FIGURE 6-3. P1 and P2 VMEbus and VSB connectors

<table>
<thead>
<tr>
<th>P1 Pin Number</th>
<th>Row A Signal Mnemonic</th>
<th>Row B Signal Mnemonic</th>
<th>Row C Signal Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>D00</td>
<td>BBSY*</td>
<td>D08</td>
</tr>
<tr>
<td>2</td>
<td>D01</td>
<td>BCLR*</td>
<td>D09</td>
</tr>
<tr>
<td>3</td>
<td>D02</td>
<td>ACFAIL*</td>
<td>D10</td>
</tr>
<tr>
<td>4</td>
<td>D03</td>
<td>BGOIN*</td>
<td>D11</td>
</tr>
<tr>
<td>5</td>
<td>D04</td>
<td>BG0OUT*</td>
<td>D12</td>
</tr>
<tr>
<td>6</td>
<td>D05</td>
<td>BG1IN*</td>
<td>D13</td>
</tr>
<tr>
<td>7</td>
<td>D06</td>
<td>BG1OUT*</td>
<td>D14</td>
</tr>
<tr>
<td>8</td>
<td>D07</td>
<td>BG2IN*</td>
<td>D15</td>
</tr>
<tr>
<td>9</td>
<td>Gnd</td>
<td>BG2OUT*</td>
<td>Gnd</td>
</tr>
<tr>
<td>10</td>
<td>SYSCLK</td>
<td>BG3IN*</td>
<td>SYSFAIL*</td>
</tr>
<tr>
<td>11</td>
<td>Gnd</td>
<td>BG3OUT</td>
<td>BERR*</td>
</tr>
<tr>
<td>12</td>
<td>DS1*</td>
<td>BR0*</td>
<td>SYSRESET*</td>
</tr>
<tr>
<td>13</td>
<td>DS0*</td>
<td>BR1*</td>
<td>LWORD*</td>
</tr>
</tbody>
</table>

Continues.
TABLE 6-12 — Continued.
VMEbus connector pin assignments, P1

<table>
<thead>
<tr>
<th>P1 Pin Number</th>
<th>Row A Signal Mnemonic</th>
<th>Row B Signal Mnemonic</th>
<th>Row C Signal Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>14</td>
<td>WRITE*</td>
<td>BR2*</td>
<td>AM5</td>
</tr>
<tr>
<td>15</td>
<td>Gnd</td>
<td>BR3*</td>
<td>A23</td>
</tr>
<tr>
<td>16</td>
<td>DTACK*</td>
<td>AM0</td>
<td>A22</td>
</tr>
<tr>
<td>17</td>
<td>Gnd</td>
<td>AM1</td>
<td>A21</td>
</tr>
<tr>
<td>18</td>
<td>AS*</td>
<td>AM2</td>
<td>A20</td>
</tr>
<tr>
<td>19</td>
<td>Gnd</td>
<td>AM3</td>
<td>A19</td>
</tr>
<tr>
<td>20</td>
<td>IACK*</td>
<td>Gnd</td>
<td>A18</td>
</tr>
<tr>
<td>21</td>
<td>IACKIN*</td>
<td>SERCLK</td>
<td>A17</td>
</tr>
<tr>
<td>22</td>
<td>IACKOUT*</td>
<td>SERDAT*</td>
<td>A16</td>
</tr>
<tr>
<td>23</td>
<td>AM4</td>
<td>Gnd</td>
<td>A15</td>
</tr>
<tr>
<td>24</td>
<td>A07</td>
<td>IRQ7*</td>
<td>A14</td>
</tr>
<tr>
<td>25</td>
<td>A06</td>
<td>IRQ6*</td>
<td>A13</td>
</tr>
<tr>
<td>26</td>
<td>A05</td>
<td>IRQ5*</td>
<td>A12</td>
</tr>
<tr>
<td>27</td>
<td>A04</td>
<td>IRQ4*</td>
<td>A11</td>
</tr>
<tr>
<td>28</td>
<td>A03</td>
<td>IRQ3*</td>
<td>A10</td>
</tr>
<tr>
<td>29</td>
<td>A02</td>
<td>IRQ2*</td>
<td>A09</td>
</tr>
<tr>
<td>30</td>
<td>A01</td>
<td>IRQ1*</td>
<td>A08</td>
</tr>
<tr>
<td>31</td>
<td>-12V</td>
<td>+5V STDBY</td>
<td>+12V</td>
</tr>
<tr>
<td>32</td>
<td>+5V</td>
<td>+5V</td>
<td>+5V</td>
</tr>
</tbody>
</table>

6.11.2 VMEbus and VSB PIN ASSIGNMENTS, P2

P2 is used for both the VMEbus and the VSB. The center row of pins (row B) are the upper address and data lines of the VMEbus. The outer two rows (A and C) make up the VSB.

The use of P2 is required in order to meet VME power specifications.
## TABLE 6-13
VMEbus and VSB connector pin assignments, P2

<table>
<thead>
<tr>
<th>P2 Pin Number</th>
<th>Row A VSB Signal Mnemonic</th>
<th>Row B VMEbus Signal Mnemonic</th>
<th>Row C VSB Signal Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>AD00</td>
<td>+5</td>
<td>AD01</td>
</tr>
<tr>
<td>2</td>
<td>AD02</td>
<td>Gnd</td>
<td>AD03</td>
</tr>
<tr>
<td>3</td>
<td>AD04</td>
<td>(reserved)</td>
<td>AD05</td>
</tr>
<tr>
<td>4</td>
<td>AD06</td>
<td>A24</td>
<td>AD07</td>
</tr>
<tr>
<td>5</td>
<td>AD08</td>
<td>A25</td>
<td>AD09</td>
</tr>
<tr>
<td>6</td>
<td>AD10</td>
<td>A26</td>
<td>AD11</td>
</tr>
<tr>
<td>7</td>
<td>AD12</td>
<td>A27</td>
<td>AD13</td>
</tr>
<tr>
<td>8</td>
<td>AD14</td>
<td>A28</td>
<td>AD15</td>
</tr>
<tr>
<td>9</td>
<td>AD16</td>
<td>A29</td>
<td>AD17</td>
</tr>
<tr>
<td>10</td>
<td>AD18</td>
<td>A30</td>
<td>AD19</td>
</tr>
<tr>
<td>11</td>
<td>AD20</td>
<td>A31</td>
<td>AD21</td>
</tr>
<tr>
<td>12</td>
<td>AD22</td>
<td>Gnd</td>
<td>AD23</td>
</tr>
<tr>
<td>13</td>
<td>AD24</td>
<td>+5</td>
<td>AD25</td>
</tr>
<tr>
<td>14</td>
<td>AD26</td>
<td>D16</td>
<td>AD27</td>
</tr>
<tr>
<td>15</td>
<td>AD28</td>
<td>D17</td>
<td>AD29</td>
</tr>
<tr>
<td>16</td>
<td>AD30</td>
<td>D18</td>
<td>AD31</td>
</tr>
<tr>
<td>17</td>
<td>Gnd</td>
<td>D19</td>
<td>Gnd</td>
</tr>
<tr>
<td>18</td>
<td>IRQ*</td>
<td>D20</td>
<td>Gnd</td>
</tr>
<tr>
<td>19</td>
<td>DS*</td>
<td>D21</td>
<td>Gnd</td>
</tr>
<tr>
<td>20</td>
<td>WR*</td>
<td>D22</td>
<td>Gnd</td>
</tr>
<tr>
<td>21</td>
<td>SPACE0</td>
<td>D23</td>
<td>SIZE0</td>
</tr>
<tr>
<td>22</td>
<td>SPACE1</td>
<td>Gnd</td>
<td>PAS*</td>
</tr>
<tr>
<td>23</td>
<td>LOCK*</td>
<td>D24</td>
<td>SIZE1</td>
</tr>
<tr>
<td>24</td>
<td>ERR*</td>
<td>D25</td>
<td>Gnd</td>
</tr>
<tr>
<td>25</td>
<td>Gnd</td>
<td>D26</td>
<td>ACK*</td>
</tr>
<tr>
<td>26</td>
<td>Gnd</td>
<td>D27</td>
<td>AC</td>
</tr>
<tr>
<td>27</td>
<td>Gnd</td>
<td>D28</td>
<td>ASACK1*</td>
</tr>
<tr>
<td>28</td>
<td>Gnd</td>
<td>D29</td>
<td>ASACK0*</td>
</tr>
<tr>
<td>29</td>
<td>Gnd</td>
<td>D30</td>
<td>CACHE*</td>
</tr>
<tr>
<td>30</td>
<td>Gnd</td>
<td>D31</td>
<td>WAIT*</td>
</tr>
<tr>
<td>31</td>
<td>BGIN*</td>
<td>Gnd</td>
<td>BUSY*</td>
</tr>
<tr>
<td>32</td>
<td>BREQ*</td>
<td>+5</td>
<td>BGOUT*</td>
</tr>
</tbody>
</table>
7

VME Subsystem Bus (VSB) Control

7.1 INTRODUCTION

The VSB is a local bus extension designed for high-speed access to memory or other facilities without the need to use the VMEbus. The HK80/V960E operates on the VSB in master or secondary modes only; it cannot operate as a slave. It has the required arbitration logic to handle multiple VSB masters. The VSB is a super-set of the VMX32bus; VMX32bus slaves may be used.

7.2 VME SUBSYSTEM BUS (VSB) SIGNAL DESCRIPTIONS

The following signals on connector P2 are used for the VSB interface. For a complete listing of the P2 pin assignments, refer to section 7.5.

**AD00-31**  
MULTIPLEXED ADDRESSED/DATA LINES. The three-state multiplexed address/data path (32 lines) that is controlled by the three-state drivers on the master and slave devices.

**PAS**  
VSB ADDRESS STROBE. A three-state line in which the falling edge indicates that a valid address is present on AD31-AD00.

**SPACE0-SPACE1**  
VSB ADDRESS SPACE SELECT. Three-state signals that select one of four address spaces or signify an interrupt acknowledge or parallel arbitration cycle. On the HK80/V960E, these signals are not used; they are driven high when the HK80/V960E is the VSB master, which selects the System Address Space.

**DS**  
VSB DATA STROBE. Three-state signal whose falling edge indicates a transfer will occur over AD31-AD00. During write cycles,
write data are valid at the falling edge of DS*.

WR*  VSB WRITE. WR*. A three-state signal used to indicate a read or write operation. When the signal is low, the operation is a write. When the signal is high, the operation is a read.

SIZE0,SIZE1  VSB BUS SIZE. Three-state lines that, in conjunction with addresses ADOO and AD01, determine the data transfer size and position on the data bus.

LOCK*  VSB BUS LOCK. When asserted, this line indicates that the bus is locked and that no other master can obtain possession of the bus. This allows for noninterruptible cycles, such as read-modify-write cycles, to occur from the VSB to a dual-ported resource. LOCK* can also indicate that a block transfer cycle is in progress.

ASACK0*, ASACK1*  VSB ADDRESS/SIZE ACKNOWLEDGE. Open-collector lines that serve two functions: (1) The responding SLAVE drives its size code on these lines, and (2) The responding slave drives at least one of these lines to inform the HK80/V960E to switch the multiplexed address/data bus from address to data.

WAIT*  WAIT. An open-collector line that is gated with AC (Decode Complete) on the master device. The condition AC active and WAIT* inactive, while PAS* is asserted, means that no VSB slave module has decoded the address being driven at that time or that there are no VSB slave modules installed. This gives the VSB master the option to switch to the VMEbus when VSB slaves are not responding, which allows VSB and VMEbus to share a common address space.

AC  VSB DECODE COMPLETE. An open-collector line that is asserted by slave modules to indicate to the master that address decoding has been completed. A slave device allows AC to go high after completing decoding or other conditions (see WAIT*), regardless whether the device is selected by the current address on the bus.

CACHE*  VSB CACHEABLE. An open-collector signal that, when asserted, indicates to the master that the selected address location is cacheable. CACHE* is asserted only by the
selected VSB slave module. This signal is not used on the HK80/V960E.

**ACK*** VSB DATA TRANSFER ACKNOWLEDGE. An open-collector line that is asserted by the selected slave module to complete the handshake for a transfer operation.

**ERR*** VSB DATA ERROR. An open-collector line that is asserted by the selected slave device to indicate a fault condition while attempting the data transfer operation. This would typically be the result of a parity error detected on a slave device.

**IRQ*** VSB INTERRUPT REQUEST. An open-collector line that, when asserted, indicates that a master or slave device is attempting to interrupt another master. On the HK80/V960E, this signal generates a local interrupt to the VIC (LIRQ3), and the interrupt level to the processor may be configured in the VIC.

**BREQ*** VSB BUS REQUEST. An open-collector line that is asserted by a requester whenever bus mastership is required.

**BGIN*** VSB BUS GRANT IN. A totem-pole line that, as an input to the HK80/V960E, indicates that it has been granted the bus. BGIN and BGOUT form a bus grant daisy-chain.

**BGOUT*** VSB BUS GRANT OUT. A totem-pole line that, as an output from the HK80/V960E, indicates to the next board in the daisy chain that it may use the bus.

**BUSY*** VSB BUS BUSY. An open-collector line that is asserted by a requester that has been granted the bus, to indicate ownership of the bus.

**GA0-GA2** VSB GEOGRAPHICAL ADDRESSES. These lines are connected to ground on the HK80/V960E; the geographical addressing feature is not implemented.

### 7.3 VSB OPERATION

VSB is accessible from 0400,0000 to 4000,0000.

Physically, the bus interface uses 32 multiplexed address and data lines. Data transfers may be 8, 16, 24 or 32 bits in length. It is an asynchronous bus.
There is one interrupt line, IRQ, associated with the VSB. When asserted, this signal generates a local interrupt to the VIC (LIRQ3), and the interrupt level to the processor may be configured in the VIC.

There are two control bits that affect the operation of the VSB interface.

**Release-On-Request** The HK80/V960E supports two VSB release modes. The bus can be released between every access or only if another master requests the bus. A one-bit latch at address 0200,0010_16 controls the VSB release mode.

<table>
<thead>
<tr>
<th>Table 7-1</th>
<th>VSB release modes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Port address: 0200,0010_16</td>
<td>Size: Long. Type: Write.</td>
</tr>
<tr>
<td><strong>D0</strong></td>
<td><strong>Function</strong></td>
</tr>
<tr>
<td>0</td>
<td>Release only if another request.</td>
</tr>
<tr>
<td>1</td>
<td>Release after every operation.</td>
</tr>
</tbody>
</table>

**VSB Arbiter Enable** The "first" VSB master board — the primary master, should be the arbiter. Other VSB masters should not be the arbiter. The arbiter indicates the beginning of the VSB arbitration daisy chain. The VSB-arbiter-enable bit must be set true if the HK80/V960E is the "first" board, that is, the arbiter. A 1-bit latch at address 0200,0018_16 controls the VSB arbiter enable.

<table>
<thead>
<tr>
<th>Table 7-2</th>
<th>VSB arbiter enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>Port address: 0200,0018_16</td>
<td>Size: Long. Type: Write.</td>
</tr>
<tr>
<td><strong>D0</strong></td>
<td><strong>Function</strong></td>
</tr>
<tr>
<td>0</td>
<td>Not enabled: HK80/V960E is not arbiter.</td>
</tr>
<tr>
<td>1</td>
<td>Enabled: HK80/V960E is arbiter.</td>
</tr>
</tbody>
</table>

**7.4 VSB Termination**

The VSB signals must be properly terminated to ensure correct bus operation. Use this chart to determine if VSB resistor packs should be installed on the HK80/V960E for your system configuration. The HK80/V960E VSB resistor pack terminations are
designated RN18-RN24 and are located on the lower left of the HK80/V960E, just above the P2 connector.

![Diagram of VME subsystem bus (VSB) control](image)

**FIGURE 7-1. Location of VSB terminators**

<table>
<thead>
<tr>
<th>TABLE 7-3</th>
<th>VSB terminations</th>
</tr>
</thead>
<tbody>
<tr>
<td>HK80/V960E as End Board</td>
<td>Other VSB Boards</td>
</tr>
<tr>
<td>Install</td>
<td>VSB terminations</td>
</tr>
<tr>
<td>Remove</td>
<td>none</td>
</tr>
</tbody>
</table>

Summary: Remove VSB terminations on all but one end board.

The VSB specification calls for the terminators to be within 2 inches of one end of the signal lines. If your VSB backplane includes the signal terminations, then the resistor packs should be removed on all of the VSB modules. Six or fewer boards may be used on the VSB.

### 7.5 VMEbus AND VSB PIN ASSIGNMENTS, P2

P2 is used for both the VMEbus and the VSB. The center row of pins (row B) are the upper address and data lines of the VMEbus. The outer two rows (A and C) make up the VSB.

![Diagram of VSB connector, P2](image)

**FIGURE 7-2. VSB connector, P2**
### TABLE 7-4
VMEbus and VSB connector pin assignments, P2

<table>
<thead>
<tr>
<th>P2 Pin Number</th>
<th>Row A VSB Signal Mnemonic</th>
<th>Row B VMEbus Signal Mnemonic</th>
<th>Row C VSB Signal Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>AD00 +5</td>
<td>AD01</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>AD02 Gnd</td>
<td>AD03</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>AD04 (reserved)</td>
<td>AD05</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>AD06 A24</td>
<td>AD07</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>AD08 A25</td>
<td>AD09</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>AD10 A26</td>
<td>AD11</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>AD12 A27</td>
<td>AD13</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>AD14 A28</td>
<td>AD15</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>AD16 A29</td>
<td>AD17</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>AD18 A30</td>
<td>AD19</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>AD20 A31</td>
<td>AD21</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>AD22 Gnd</td>
<td>AD23</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>AD24 +5</td>
<td>AD25</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>AD26 D16</td>
<td>AD27</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>AD28 D17</td>
<td>AD29</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>AD30 D18</td>
<td>AD31</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>Gnd D19</td>
<td>Gnd</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>IRQ* D20</td>
<td>Gnd</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>DS* D21</td>
<td>Gnd</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>WR* D22</td>
<td>Gnd</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>SPACE0 D23</td>
<td>SIZE0</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>SPACE1 Gnd</td>
<td>PAS*</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>LOCK* D24</td>
<td>SIZE1</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>ERR* D25</td>
<td>Gnd</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>Gnd D26</td>
<td>ACK*</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>Gnd D27</td>
<td>AC</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>Gnd D28</td>
<td>ASACK1*</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>Gnd D29</td>
<td>ASACK0*</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>Gnd D30</td>
<td>CACHE*</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>Gnd D31</td>
<td>WAIT*</td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>BGIN* Gnd</td>
<td>BUSY*</td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>BREQ* +5</td>
<td>BGOUT*</td>
<td></td>
</tr>
</tbody>
</table>
The use of P2 is required in order to meet VME power specifications.
8.1 USER LEDS

There are four LEDs located near the reset button (Fig. 8-1) whose meanings may be defined by software.

FIGURE 8-1. Location of user LEDs

<table>
<thead>
<tr>
<th>LED Number</th>
<th>Address (write-only)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0200,0020&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td>2</td>
<td>0200,0028&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td>3</td>
<td>0200,0030&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td>4</td>
<td>0200,0038&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
</tbody>
</table>

Writing a 0 turns the chosen LED on; writing a 1 turns it off. At power-on or after a system reset, the LEDs will be ON.
8.2 FRONT PANEL INTERFACE (FPI), J2

There are five status outputs that allow remote monitoring of the HK80/V960E. Connections are made through a 14-pin header J2 located behind the Centronics connector (Fig. 8-2). Because there is no front panel connector associated with J2, a ribbon cable must be brought out the side of the card cage, or an empty slot must be left above the HK80/V960E. The connector pin assignments are outlined in Table 8-2:

![FIGURE 8-2. Location of front panel interface, J2]

<table>
<thead>
<tr>
<th>J2 Pin</th>
<th>Name</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>Super</td>
<td>The 80960CA is in supervisory state.</td>
</tr>
<tr>
<td>4</td>
<td>User</td>
<td>The 80960CA is in user state.</td>
</tr>
<tr>
<td>6</td>
<td>DMA</td>
<td>The 80960CA is bus master in DMA mode.</td>
</tr>
<tr>
<td>8</td>
<td>HALT</td>
<td>The 80960CA is halted.</td>
</tr>
<tr>
<td>10</td>
<td>BUS</td>
<td>VIC owns the local bus (that is, a VME slave access is in progress.)</td>
</tr>
<tr>
<td>1,3,5,7,9</td>
<td>VCC</td>
<td>Vcc (+5) volts</td>
</tr>
<tr>
<td>12,14</td>
<td>GND</td>
<td>Signal ground</td>
</tr>
</tbody>
</table>

The output signals are low when true. Each is suitable for connection to an LED cathode. An external resistor must be provided for each output to limit current to 15 milliamperes.

Two input signals are also provided on J2 for interrupt and reset:
### TABLE 8-3
#### J2 interrupt and reset signals

<table>
<thead>
<tr>
<th>J2 Pin</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>J2-11</td>
<td>INTR*</td>
<td>External interrupt input: Connected to the VIC local interrupt LIRQ4. (Refer to section 6.)</td>
</tr>
<tr>
<td>J2-13</td>
<td>Reset*</td>
<td>When low, causes the HK80/V960E to reset.</td>
</tr>
</tbody>
</table>
9.1 INTRODUCTION

The on-card CIO device performs a variety of functions. In addition to the three 16-bit timers that may be used to generate interrupts or count events, the CIO has three parallel ports.

While the three 16-bit timers may be used for user-defined applications, ports A, B, and C are used for comparing slave addresses in the VMEbus interface. All three ports should be programmed as outputs.

The CIO interrupt is tied to XINT7 of the 80960CA.

Refer to the CIO manual for further details.

9.2 PORT C BIT DEFINITION

Port C of the CIO is used for the VMEbus standard space accesses. This 4-bit port is compared to VMEbus address lines A23-A20 on standard space accesses only. There are 16 possible values that can be written to port C. Each allows 1 Mbyte of on-card memory to appear on the bus. Table 9-1 lists the effect of each value on the slave decode:
TABLE 9-1
HK80/V960E "standard" space slave mapping on VMEbus

<table>
<thead>
<tr>
<th>CIO Port C Compare Address</th>
<th>VMEbus Address for 2- and 8-Mbyte HK80/V960E</th>
<th>HK80/V960E Memory Mapped to Bus</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>HK80/V960E</td>
<td>2-Mbyte HK80/V960E</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8-Mbyte HK80/V960E</td>
</tr>
<tr>
<td>0&lt;sub&gt;16&lt;/sub&gt;</td>
<td>XX00,0000&lt;sub&gt;16&lt;/sub&gt; ~ XX0F,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>1st Mbyte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1st Mbyte</td>
</tr>
<tr>
<td>1&lt;sub&gt;16&lt;/sub&gt;</td>
<td>XX10,0000&lt;sub&gt;16&lt;/sub&gt; ~ XX1F,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>2nd Mbyte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2nd Mbyte</td>
</tr>
<tr>
<td>2&lt;sub&gt;16&lt;/sub&gt;</td>
<td>XX20,0000&lt;sub&gt;16&lt;/sub&gt; ~ XX2F,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>1st Mbyte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3rd Mbyte</td>
</tr>
<tr>
<td>3&lt;sub&gt;16&lt;/sub&gt;</td>
<td>XX30,0000&lt;sub&gt;16&lt;/sub&gt; ~ XX3F,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>2nd Mbyte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4th Mbyte</td>
</tr>
<tr>
<td>4&lt;sub&gt;16&lt;/sub&gt;</td>
<td>XX40,0000&lt;sub&gt;16&lt;/sub&gt; ~ XX4F,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>1st Mbyte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5th Mbyte</td>
</tr>
<tr>
<td>5&lt;sub&gt;16&lt;/sub&gt;</td>
<td>XX50,0000&lt;sub&gt;16&lt;/sub&gt; ~ XX5F,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>2nd Mbyte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>6th Mbyte</td>
</tr>
<tr>
<td>6&lt;sub&gt;16&lt;/sub&gt;</td>
<td>XX60,0000&lt;sub&gt;16&lt;/sub&gt; ~ XX6F,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>1st Mbyte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7th Mbyte</td>
</tr>
<tr>
<td>7&lt;sub&gt;16&lt;/sub&gt;</td>
<td>XX70,0000&lt;sub&gt;16&lt;/sub&gt; ~ XX7F,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>2nd Mbyte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8th Mbyte</td>
</tr>
<tr>
<td>8&lt;sub&gt;16&lt;/sub&gt;</td>
<td>XX80,0000&lt;sub&gt;16&lt;/sub&gt; ~ XX8F,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>1st Mbyte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1st Mbyte</td>
</tr>
<tr>
<td>9&lt;sub&gt;16&lt;/sub&gt;</td>
<td>XX90,0000&lt;sub&gt;16&lt;/sub&gt; ~ XX9F,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>2nd Mbyte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2nd Mbyte</td>
</tr>
<tr>
<td>A&lt;sub&gt;16&lt;/sub&gt;</td>
<td>XXXA,0000&lt;sub&gt;16&lt;/sub&gt; ~ XXXF,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>1st Mbyte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3rd Mbyte</td>
</tr>
<tr>
<td>B&lt;sub&gt;16&lt;/sub&gt;</td>
<td>XXXB,0000&lt;sub&gt;16&lt;/sub&gt; ~ XXXF,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>2nd Mbyte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4th Mbyte</td>
</tr>
<tr>
<td>C&lt;sub&gt;16&lt;/sub&gt;</td>
<td>XXXC,0000&lt;sub&gt;16&lt;/sub&gt; ~ XXXF,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>1st Mbyte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5th Mbyte</td>
</tr>
<tr>
<td>D&lt;sub&gt;16&lt;/sub&gt;</td>
<td>XXXD,0000&lt;sub&gt;16&lt;/sub&gt; ~ XXXF,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>2nd Mbyte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>6th Mbyte</td>
</tr>
<tr>
<td>E&lt;sub&gt;16&lt;/sub&gt;</td>
<td>XXXE,0000&lt;sub&gt;16&lt;/sub&gt; ~ XXXF,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>1st Mbyte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7th Mbyte</td>
</tr>
<tr>
<td>F&lt;sub&gt;16&lt;/sub&gt;</td>
<td>XXXF,0000&lt;sub&gt;16&lt;/sub&gt; ~ XXXF,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>2nd Mbyte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8th Mbyte</td>
</tr>
</tbody>
</table>

9.3 PORT B BIT DEFINITION

Port B of the CIO is used for comparison of VMEbus short address space accesses. The 8-bit value written to port B is used to match the upper 8 address lines of a VME short space address (VME A8-A15) (Table 9-2). This allows the mailbox to be mapped to 256 different locations (on 256-byte boundaries) in short address space.
TABLE 9-2
HK80/V960E "short" space slave mapping on VMEbus

<table>
<thead>
<tr>
<th>CIO Port C Compare Address</th>
<th>VMEbus Address for 2- and 8-Mbyte HK80/V960E</th>
</tr>
</thead>
<tbody>
<tr>
<td>0₁₆</td>
<td>XX00,0000₁₆ – XX0F,FFFF₁₆</td>
</tr>
<tr>
<td>1₁₆</td>
<td>XX10,0000₁₆ – XX1F,FFFF₁₆</td>
</tr>
<tr>
<td>2₁₆</td>
<td>XX20,0000₁₆ – XX2F,FFFF₁₆</td>
</tr>
<tr>
<td>3₁₆</td>
<td>XX30,0000₁₆ – XX3F,FFFF₁₆</td>
</tr>
<tr>
<td>4₁₆</td>
<td>XX40,0000₁₆ – XX4F,FFFF₁₆</td>
</tr>
<tr>
<td>5₁₆</td>
<td>XX50,0000₁₆ – XX5F,FFFF₁₆</td>
</tr>
<tr>
<td>6₁₆</td>
<td>XX60,0000₁₆ – XX6F,FFFF₁₆</td>
</tr>
<tr>
<td>7₁₆</td>
<td>XX70,0000₁₆ – XX7F,FFFF₁₆</td>
</tr>
<tr>
<td>8₁₆</td>
<td>XX80,0000₁₆ – XX8F,FFFF₁₆</td>
</tr>
<tr>
<td>9₁₆</td>
<td>XX90,0000₁₆ – XX9F,FFFF₁₆</td>
</tr>
<tr>
<td>A₁₆</td>
<td>XXA0,0000₁₆ – XXAF,FFFF₁₆</td>
</tr>
<tr>
<td>B₁₆</td>
<td>XXB0,0000₁₆ – XXBF,FFFF₁₆</td>
</tr>
<tr>
<td>C₁₆</td>
<td>XXC0,0000₁₆ – XXCF,FFFF₁₆</td>
</tr>
<tr>
<td>D₁₆</td>
<td>XXD0,0000₁₆ – XXDF,FFFF₁₆</td>
</tr>
<tr>
<td>E₁₆</td>
<td>XXE0,0000₁₆ – XXEF,FFFF₁₆</td>
</tr>
<tr>
<td>F₁₆</td>
<td>XXF0,0000₁₆ – XXFF,FFFF₁₆</td>
</tr>
</tbody>
</table>

9.4 PORT A BIT DEFINITION

Port A on the CIO chip is used to compare VMEbus extended space accesses. This 8-bit value is compared directly to VMEbus address lines 24-31 (Table 9-3). This allows local RAM to be mapped to one of 256 16-Mbyte locations in the extended address space on the bus.
TABLE 9-3
HK80/V960E “extended” space slave mapping on VMEbus

<table>
<thead>
<tr>
<th>CIO Port A Compare Address</th>
<th>VMEbus Address</th>
<th>HK80/V960E Memory Mapped to Bus</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>2-Mbyte HK80/V960E</td>
<td>8-Mbyte HK80/V960E</td>
</tr>
<tr>
<td>00&lt;sub&gt;16&lt;/sub&gt;</td>
<td>00000000&lt;sub&gt;16&lt;/sub&gt; - 001F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>00000000&lt;sub&gt;16&lt;/sub&gt; - 007F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td>01&lt;sub&gt;16&lt;/sub&gt;</td>
<td>01000000&lt;sub&gt;16&lt;/sub&gt; - 011F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>01000000&lt;sub&gt;16&lt;/sub&gt; - 017F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td>02&lt;sub&gt;16&lt;/sub&gt;</td>
<td>02000000&lt;sub&gt;16&lt;/sub&gt; - 021F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>02000000&lt;sub&gt;16&lt;/sub&gt; - 027F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td>03&lt;sub&gt;16&lt;/sub&gt;</td>
<td>03000000&lt;sub&gt;16&lt;/sub&gt; - 031F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>00000000&lt;sub&gt;16&lt;/sub&gt; - 037F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F&lt;sub&gt;16&lt;/sub&gt;</td>
<td>0F000000&lt;sub&gt;16&lt;/sub&gt; - 0F1F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>0F000000&lt;sub&gt;16&lt;/sub&gt; - 0F7F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td>10&lt;sub&gt;16&lt;/sub&gt;</td>
<td>10000000&lt;sub&gt;16&lt;/sub&gt; - 101F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>10000000&lt;sub&gt;16&lt;/sub&gt; - 107F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td>11&lt;sub&gt;16&lt;/sub&gt;</td>
<td>11000000&lt;sub&gt;16&lt;/sub&gt; - 111F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>11000000&lt;sub&gt;16&lt;/sub&gt; - 117F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td>12&lt;sub&gt;16&lt;/sub&gt;</td>
<td>12000000&lt;sub&gt;16&lt;/sub&gt; - 121F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>12000000&lt;sub&gt;16&lt;/sub&gt; - 127F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>FF000000&lt;sub&gt;16&lt;/sub&gt; - FF1F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>FF000000&lt;sub&gt;16&lt;/sub&gt; - FF7F&lt;sub&gt;16&lt;/sub&gt;,FFFF&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
</tbody>
</table>

9.5 COUNTER/TIMERS

There are three independent, 16-bit counter/timers in the CIO. For long delays, timers 1 and 2 may be internally linked together to form a 32-bit counter chain. When programmed as timers, the following equation may be used to determine the time constant value for a particular interrupt rate.

\[ TC = \frac{2,000,000}{\text{interrupt rate (in Hz)}} \]

The CIO is externally clocked at 4-MHz (±0.01%), which is internally divided by two to make an internal count rate of 2 MHz. The maximum cumulative timing error will be about 9 seconds per day, although the typical error is less than 1 second per day. Better long-term accuracy may be achieved via a power line (60 Hz) interrupt (using a bus interrupt) or the real-time clock (RTC) (refer to section 14).
9.6 REGISTER ADDRESS SUMMARY (CIO)

<table>
<thead>
<tr>
<th>Table 9-4</th>
<th>CIO register addresses</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register</td>
<td>Address</td>
</tr>
<tr>
<td>Port C, Data</td>
<td>02E0,0000&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td>Port B, Data</td>
<td>02E0,0008&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td>Port A, Data</td>
<td>02E0,0010&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
<tr>
<td>Control Registers</td>
<td>02E0,0018&lt;sub&gt;16&lt;/sub&gt;</td>
</tr>
</tbody>
</table>

All registers are 8 bits wide.

Refer to the CIO manual for further details about register usage and descriptions.

9.7 CIO INITIALIZATION

Appendix A shows a typical initialization sequence for the CIO. The first byte of each data pair in "ciotable" specifies an internal CIO register; the second byte is the control data. Read section 3 for information concerning CIO interrupt vectors.

Read the Z8536 technical manual for more details on programming the CIO. Some people find the CIO technical manual difficult to understand. We encourage you to read all of it twice, before you pass judgment.
10.1 INTRODUCTION

There are four RS-232C serial I/O ports on the HK80/V960E board. Each port may optionally be configured for RS-422 operation with a special interface cable, as detailed in section 10.11. Each port has a separate baud rate generator and can operate in asynchronous or synchronous modes.

Refer to the AMD Z85C30 SCC manual for programming details.

The SCC interrupts are tied to the XINT5 (ports A and B) and XINT4 (ports C and D) signals on the 80960CA.

10.2 RS-232 PIN ASSIGNMENTS, P5

Data transmission conventions are with respect to the external serial device. The HK80/V960E board is wired as a "Data Set." The connector is shown in Figure 10-1 and pin assignments are listed in Table 1.

![RS-232 connector, P5](image-url)

FIGURE 10-1. RS-232 connector, P5
### TABLE 10-1a
Serial port pin assignments, P5 — Port A

<table>
<thead>
<tr>
<th>Pin</th>
<th>&quot;D&quot; Pin</th>
<th>RS-232 Function</th>
<th>Direction</th>
<th>SCC Pin Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2</td>
<td>Port A Tx Data</td>
<td>In</td>
<td>Rcv Data</td>
</tr>
<tr>
<td>2</td>
<td>15</td>
<td>Tx Clock</td>
<td>In</td>
<td>Rcv Clock</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>Rcv Data</td>
<td>Out</td>
<td>Tx Data</td>
</tr>
<tr>
<td>4</td>
<td>16</td>
<td>(not used)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>4</td>
<td>Request to Send&lt;sup&gt;a&lt;/sup&gt;</td>
<td>In</td>
<td>DCD</td>
</tr>
<tr>
<td>6</td>
<td>17</td>
<td>Rcv Clock</td>
<td>In</td>
<td>Tx Clock</td>
</tr>
<tr>
<td>7</td>
<td>5</td>
<td>Clear to Send</td>
<td>Out</td>
<td>DTR</td>
</tr>
<tr>
<td>8</td>
<td>18</td>
<td>Ring Detect</td>
<td>In</td>
<td>Ring Ind</td>
</tr>
<tr>
<td>9</td>
<td>6</td>
<td>Data Set Ready</td>
<td>Out</td>
<td>RTS</td>
</tr>
<tr>
<td>10</td>
<td>19</td>
<td>(not used)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>7</td>
<td>Gnd</td>
<td></td>
<td>Sig Gnd</td>
</tr>
<tr>
<td>12</td>
<td>20</td>
<td>Data Terminal Ready&lt;sup&gt;b&lt;/sup&gt;</td>
<td>In</td>
<td>CTS</td>
</tr>
</tbody>
</table>

<sup>a</sup>This signal uses default pull-up resistors that are controlled by J1.

### TABLE 10-1b
Serial port pin assignments, P5 — Port B

<table>
<thead>
<tr>
<th>Pin</th>
<th>&quot;D&quot; Pin</th>
<th>RS-232 Function</th>
<th>Direction</th>
<th>SCC Pin Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>13</td>
<td>2</td>
<td>Port B Tx Data</td>
<td>In</td>
<td>Rcv Data</td>
</tr>
<tr>
<td>14</td>
<td>15</td>
<td>Tx Clock</td>
<td>In</td>
<td>Rcv Clock</td>
</tr>
<tr>
<td>15</td>
<td>3</td>
<td>Rcv Data</td>
<td>Out</td>
<td>Tx Data</td>
</tr>
<tr>
<td>16</td>
<td>16</td>
<td>+12v (via J3)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>4</td>
<td>Request to Send&lt;sup&gt;a&lt;/sup&gt;</td>
<td>In</td>
<td>DCD</td>
</tr>
<tr>
<td>18</td>
<td>17</td>
<td>Rcv Clock</td>
<td>Out</td>
<td>Tx Clock</td>
</tr>
<tr>
<td>19</td>
<td>5</td>
<td>Clear to Send</td>
<td>Out</td>
<td>DTR</td>
</tr>
<tr>
<td>20</td>
<td>18</td>
<td>+5v (via J4)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>6</td>
<td>Data Set Ready</td>
<td>Out</td>
<td>RTS</td>
</tr>
<tr>
<td>22</td>
<td>19</td>
<td>-12v (via J5)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>7</td>
<td>Gnd</td>
<td></td>
<td>Sig Gnd</td>
</tr>
<tr>
<td>24</td>
<td>20</td>
<td>Data Terminal Ready&lt;sup&gt;b&lt;/sup&gt;</td>
<td>In</td>
<td>CTS</td>
</tr>
</tbody>
</table>

<sup>a</sup>This signal uses default pull-up resistors that are controlled by J1.
### TABLE 10-1c
Serial port pin assignments (P5) — Port C

<table>
<thead>
<tr>
<th>Pin</th>
<th>&quot;D&quot; Pin</th>
<th>RS-232 Function</th>
<th>Direction</th>
<th>SCC Pin Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>2</td>
<td>Port C Tx Data</td>
<td>In</td>
<td>Rcv Data</td>
</tr>
<tr>
<td>26</td>
<td>15</td>
<td>Tx Clock</td>
<td>In</td>
<td>Rcv Clock</td>
</tr>
<tr>
<td>27</td>
<td>3</td>
<td>Rcv Data</td>
<td>Out</td>
<td>Tx Data</td>
</tr>
<tr>
<td>28</td>
<td>16</td>
<td>(not used)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>4</td>
<td>Request to Send(^a)</td>
<td>In</td>
<td>DCD</td>
</tr>
<tr>
<td>30</td>
<td>17</td>
<td>Rcv Clock</td>
<td>In</td>
<td>Tx Clock</td>
</tr>
<tr>
<td>31</td>
<td>5</td>
<td>Clear to Send</td>
<td>Out</td>
<td>DTR</td>
</tr>
<tr>
<td>32</td>
<td>18</td>
<td>Ring Detect</td>
<td>In</td>
<td>Ring Ind</td>
</tr>
<tr>
<td>33</td>
<td>6</td>
<td>Data Set Ready</td>
<td>Out</td>
<td>RTS</td>
</tr>
<tr>
<td>34</td>
<td>19</td>
<td>(not used)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>35</td>
<td>7</td>
<td>Gnd</td>
<td></td>
<td>Sig Gnd</td>
</tr>
<tr>
<td>36</td>
<td>20</td>
<td>Data Terminal Ready(^a)</td>
<td>In</td>
<td>CTS</td>
</tr>
</tbody>
</table>

\(^a\)This signal uses default pull-up resistors that are controlled by J1.

### TABLE 10-1d
Serial port pin assignments (P5) — Port D

<table>
<thead>
<tr>
<th>Pin</th>
<th>&quot;D&quot; Pin</th>
<th>RS-232 Function</th>
<th>Direction</th>
<th>SCC Pin Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>37</td>
<td>2</td>
<td>Port D Tx Data</td>
<td>In</td>
<td>Rcv Data</td>
</tr>
<tr>
<td>38</td>
<td>15</td>
<td>Tx Clock</td>
<td>In</td>
<td>Rcv Clock</td>
</tr>
<tr>
<td>39</td>
<td>3</td>
<td>Rcv Data</td>
<td>Out</td>
<td>Tx Data</td>
</tr>
<tr>
<td>40</td>
<td>16</td>
<td>+12v (via J6)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>41</td>
<td>4</td>
<td>Request to Send(^a)</td>
<td>In</td>
<td>DCD</td>
</tr>
<tr>
<td>42</td>
<td>17</td>
<td>Rcv Clock</td>
<td>Out</td>
<td>Tx Clock</td>
</tr>
<tr>
<td>43</td>
<td>5</td>
<td>Clear to Send</td>
<td>Out</td>
<td>DTR</td>
</tr>
<tr>
<td>44</td>
<td>18</td>
<td>+5v (via J7)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>45</td>
<td>6</td>
<td>Data Set Ready</td>
<td>Out</td>
<td>RTS</td>
</tr>
<tr>
<td>46</td>
<td>19</td>
<td>-12v (via J8)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>47</td>
<td>7</td>
<td>Gnd</td>
<td></td>
<td>Sig Gnd</td>
</tr>
<tr>
<td>48</td>
<td>20</td>
<td>Data Terminal Ready(^a)</td>
<td>In</td>
<td>CTS</td>
</tr>
<tr>
<td>49</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>50</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\(^a\)This signal uses default pull-up resistors that are controlled by J1.
Ports B and D are wired somewhat differently from ports A and C. In particular, the RS-232 signals Rcv Clock ("D* Pin 17) is an output on ports B and D, and Ring Detects are provided only on ports A and C. Note that the interconnect cable from P5 is arranged in such a manner that the "D* connector pin assignments are correct for RS-232C conventions. Not all pins on the "D* connectors are used. Recommended mating connectors are Ansley P/N 609-5001CE and Molex P/N 15-29-8508.

Signals marked with a superscript a in Table 10 have default pull-up resistors that are controlled by J1.

Note: The serial ports may appear to be inoperative if J1 is set to default "FALSE" and if the device connected to the port does not drive the DTR and RTS pins TRUE. The monitor software, for example, initializes the SCC channels to respect the state of DTR and RTS. The RI signals for ports A and C are routed to the VIC chip (refer to section 6.4.2.2).

10.3 SIGNAL NAMING CONVENTIONS (RS-232)

Since the RS-232 ports are configured as "data sets," the naming convention for the interface signals may be confusing. The interface signal names are with respect to the terminal device attached to the port while the SCC pins are with respect to the SCC as if it, too, were a terminal device. Thus all signal pairs, for example, "RTS" and "CTS," are switched between the interface connector and the SCC chip. For example, "Transmit Data," Px-1, is the data transmitted from the device to the HK80/V960E board; the data appears at the SCC receiver as "Received Data." For the same reason, the "DTR" and "RTS" interface signals appear as the "CTS" and "DSR" bits in the SCC, respectively. If you weren't confused before, any normal person should be by now. Study the chart below and see if that helps.
TABLE 10-2
RS-232 signal naming conventions

<table>
<thead>
<tr>
<th>SCC Signal</th>
<th>Interface Signal</th>
<th>Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tx Data</td>
<td>Rcv Data</td>
<td>to device</td>
</tr>
<tr>
<td>Rcv Data</td>
<td>Tx Data</td>
<td>from device</td>
</tr>
<tr>
<td>Tx Clock</td>
<td>Rcv Clock</td>
<td>from device (ports A &amp; C)</td>
</tr>
<tr>
<td>Tx Clock</td>
<td>Rcv Clock</td>
<td>to device (ports B &amp; D)</td>
</tr>
<tr>
<td>Rcv Clock</td>
<td>Tx Clock</td>
<td>See Table 10-1.</td>
</tr>
<tr>
<td>RTS</td>
<td>DSR</td>
<td>to device</td>
</tr>
<tr>
<td>CTS</td>
<td>DTR</td>
<td>from device</td>
</tr>
<tr>
<td>DTR</td>
<td>CTS</td>
<td>to device</td>
</tr>
<tr>
<td>DCD</td>
<td>RTS</td>
<td>from device</td>
</tr>
<tr>
<td></td>
<td>Ring Ind.</td>
<td>from device</td>
</tr>
</tbody>
</table>

The SCC was designed to look like a "data terminal" device. Using it as a "data set" creates this nomenclature problem. Of course, if you connect the HK80/V960E board to a modem ("data set"), then the SCC signal names are correct; however, a cable adapter is needed to properly connect to the modem. Three pairs of signals must be reversed.

TABLE 10-3
RS-232 reversal cable

<table>
<thead>
<tr>
<th>SCC</th>
<th>Px Pin Numbers</th>
<th>&quot;D&quot; Pin Number at HK80/V960E</th>
<th>&quot;D&quot; Pin Number at Modem</th>
<th>RS-232 Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>x</td>
<td>x</td>
<td>1</td>
<td>1</td>
<td>Prot Gnd</td>
</tr>
<tr>
<td>Rcv Data</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>Rcv Data</td>
</tr>
<tr>
<td>Tx Data</td>
<td>3</td>
<td>3</td>
<td>2</td>
<td>Tx Data</td>
</tr>
<tr>
<td>DCD</td>
<td>5</td>
<td>4</td>
<td>6</td>
<td>DSR</td>
</tr>
<tr>
<td>RTS</td>
<td>9</td>
<td>6</td>
<td>4</td>
<td>RTS</td>
</tr>
<tr>
<td>DTR</td>
<td>7</td>
<td>5</td>
<td>20</td>
<td>DTR</td>
</tr>
<tr>
<td>CTS</td>
<td>12</td>
<td>20</td>
<td>5</td>
<td>CTS</td>
</tr>
<tr>
<td>(Ring Ind)</td>
<td>8</td>
<td>18</td>
<td>22</td>
<td>Ring Ind</td>
</tr>
<tr>
<td>(Sig Gnd)</td>
<td>11</td>
<td>7</td>
<td>7</td>
<td>Sig Gnd</td>
</tr>
</tbody>
</table>

Summary: The HK80/V960E may be directly connected to a "data terminal" device. However, a cable reversal is required for a connection to a "data set" device (for example, a modem).
10.4 CONNECTOR CONVENTIONS

Paragraph 3.1 of the EIA RS-232-C standard says the following concerning the mechanical interface between data communications equipment:

"The female connector shall be associated with...the data communications equipment... An extension cable with a male connector shall be provided with the data terminal equipment... When additional functions are provided in a separate unit inserted between the data terminal equipment and the data communications equipment, the female connector...shall be associated with the side of this unit which interfaces with the data terminal equipment while the extension cable with the male connector shall be provided on the side which interfaces with the data communications equipment."

Substituting "modem" for "data communications equipment" and "terminal" for "data terminal equipment" leaves us with the impression that the modem should have a female connector and the terminal should have a male.

The Heurikon HK80/V960E microcomputer interface cables are designed with female "D" connectors, because the serial I/O ports are configured as data sets (modems). Terminal manufacturers typically use a female connector also, despite the fact that they produce terminals, not modems. Thus, the extension cable used to run between a terminal and the HK80/V960E (or a modem) will have male connectors at both ends.

If you do any work with RS-232 communications, you will end up with many types of cable adapters — double males, double females, double males and females with reversal, cables with males and females at both ends, you name it! We will be happy to help make special cables to fit your needs.

10.5 SCC INITIALIZATION SEQUENCE

The following table shows a typical initialization sequence for the SCC. This example is for port A. Other ports are programmed in the same manner, substituting the correct control port address.
### TABLE 10-4
**SCC initialization sequence**

<table>
<thead>
<tr>
<th>Data (hex)</th>
<th>Register Address</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0220,0008₁₆ (write)</td>
<td>Reset SCC register counter</td>
</tr>
<tr>
<td>09, C0</td>
<td></td>
<td>Force reset (do for ports A &amp; C only)</td>
</tr>
<tr>
<td>04, 4C</td>
<td></td>
<td>Async mode, x16 clock, 2 stop bits tx</td>
</tr>
<tr>
<td>05, EA</td>
<td></td>
<td>Tx: RTS, Enable, 8 data bits</td>
</tr>
<tr>
<td>03, E1</td>
<td></td>
<td>Rcv: Enable, 8 data bits</td>
</tr>
<tr>
<td>01, 00</td>
<td></td>
<td>No Interrupt, Update status</td>
</tr>
<tr>
<td>0B, 56</td>
<td></td>
<td>No Xtal, Tx &amp; Rcv clk internal, BR out</td>
</tr>
<tr>
<td>0C, baudL</td>
<td></td>
<td>Set low half of baud rate constant</td>
</tr>
<tr>
<td>0D, baudH</td>
<td></td>
<td>Set high half of baud rate constant</td>
</tr>
<tr>
<td>0E, 03</td>
<td></td>
<td>Null, BR enable</td>
</tr>
</tbody>
</table>

Note: the notation "09, C0" (etc.) means the values 09₁₆ and C0₁₆ should be sent to the specified SCC port. The first byte selects the internal SCC register; the second byte is the control data. The above sequence only initializes the ports for standard asynchronous I/O without interrupts. The `baudL` and `baudH` values refer to the low and high halves of the baud rate constant, which may be determined from Table 10-6 ("Baud Rate Constants") below.

For information concerning SCC interrupt vectors, refer to section 3. Read the Z8530 technical manual for more details on SCC programming.

### 10.6 PORT ADDRESS SUMMARY

### TABLE 10-5
**SCC register addresses**

<table>
<thead>
<tr>
<th>Register</th>
<th>Port A</th>
<th>Port B</th>
<th>Port C</th>
<th>Port D</th>
</tr>
</thead>
<tbody>
<tr>
<td>Control</td>
<td>0220,0008₁₆</td>
<td>0220,0000₁₆</td>
<td>0230,0008₁₆</td>
<td>0230,0000₁₆</td>
</tr>
<tr>
<td>Data</td>
<td>0220,0018₁₆</td>
<td>0220,0010₁₆</td>
<td>0230,0018₁₆</td>
<td>0230,0010₁₆</td>
</tr>
</tbody>
</table>

All ports are eight bits.

### 10.7 SERIAL DMA

Serial ports A, C, and D are hardwired to the 80960CA's DMA as follows:
Port A — DMA channel 2
Port C — DMA channel 1
Port D — DMA channel 0

The assertion of the W/REQx pin of the SCC is used as the DMA request for the associated DMA channel. The DMA channel is required to read the Port Data register to service the request. Refer to the 80960CA user's manual for details on the DMA.

10.8 BAUD RATE CONSTANTS

If the internal SCC baud rate generator logic has been selected, the actual baud rate must be specified during the SCC initialization sequence by loading a 16-bit time constant value into each generator. The following table gives the values to use for some common baud rates. Other rates may be generated by applying a formula.

**TABLE 10-6**
Baud rate constants

<table>
<thead>
<tr>
<th>Baud Rate</th>
<th>x1 clock rate</th>
<th>x16 clock rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>110</td>
<td>72,725</td>
<td>4541</td>
</tr>
<tr>
<td>300</td>
<td>26,665</td>
<td>1665</td>
</tr>
<tr>
<td>1200</td>
<td>6665</td>
<td>415</td>
</tr>
<tr>
<td>2400</td>
<td>3331</td>
<td>206</td>
</tr>
<tr>
<td>4800</td>
<td>1665</td>
<td>102</td>
</tr>
<tr>
<td>9600</td>
<td>831</td>
<td>50</td>
</tr>
<tr>
<td>19,200</td>
<td>415</td>
<td>24</td>
</tr>
<tr>
<td>38,400</td>
<td>206</td>
<td>11</td>
</tr>
</tbody>
</table>

The time constant values listed above are computed as follows:

\[
T_{(x16)} = \frac{500,000}{2} \text{ baud}
\]

\[
T_{(x1)} = \frac{8,000,000}{2} \text{ baud}
\]

The x16 mode will obtain better results with asynchronous protocols because the receiver can search for the middle of the start bit. (In fact, the x1 mode will probably produce frequent receiver errors.)

The maximum SCC data speed is 1 megabit per second, using the x1 clock and synchronous mode. For asynchronous trans-
mission, the maximum practical rate using the x16 clock is 62,500 baud.

10.9 RS-422 OPERATION

As an option, one or more of the serial ports on the HK80/V960E may be configured for RS-422 operation. The RS-422 option may either be installed when the board is ordered, or an existing HK80/V960E board may be factory-upgraded to add the option. Please contact Heurikon's Customer Service department for more information.

10.10 RELEVANT JUMPERS (SERIAL I/O)

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Function</th>
<th>Position</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>RS-232 A,B,C,D Status Default</td>
<td>J1-A (True)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>J1-B (False)</td>
</tr>
<tr>
<td>3</td>
<td>+12 power port B</td>
<td>Installed</td>
</tr>
<tr>
<td>4</td>
<td>+5 power port B</td>
<td>Installed</td>
</tr>
<tr>
<td>5</td>
<td>-12 power port B</td>
<td>Installed</td>
</tr>
<tr>
<td>6</td>
<td>+12 power port D</td>
<td>Installed</td>
</tr>
<tr>
<td>7</td>
<td>+5 power port D</td>
<td>Installed</td>
</tr>
<tr>
<td>8</td>
<td>-12 power port D</td>
<td>Installed</td>
</tr>
</tbody>
</table>
FIGURE 10-2. Serial I/O cable
11.1 INTRODUCTION

The HK80/V960E is equipped with an Ethernet interface, which uses the Intel 82596CA 32-bit coprocessor to implement a standard IEEE-802.3 CSMA/CD 10BASE5 (10 megabits per second) Ethernet interface.

The Ethernet interrupt is tied to the XINT3 interrupt pin of the 80960CA.

Refer to the 82595CA user's manual (Intel publication number 296443-001) for more detail on the operation and programming of this device.

11.2 COMPONENTS

The Ethernet interface consists of two functional units — the Network Interface Controller and the Serial Network Interface.

11.2.1 Network Interface Controller

The network interface controller on the HK80/V960E is the Intel 82596CA high-performance 32-bit local area network coprocessor. It performs complete CSMA/CD Medium Access Control (MAC) functions according to IEEE-802.3 independently of the CPU. Features include:

- On-chip memory management
- Bus master with on-chip DMA using a 32-bit RAM interface
- Statistics management
- Transmit and receive FIFOs
- Network monitor mode
- Self-test diagnostics and loopback mode
- 82586 software compatibility mode
• Little-/big-endian (that is, Intel/Motorola) byte ordering
• Burst bus transfers

The 82596CA runs at the CPU (80960CA) speed and has up to a 105 Mbytes per second bus bandwidth.

### 11.2.2 Serial Network Interface

The Manchester encoder/decoder serial network interface for the Ethernet interface on the HK80/V960E is the Intel 82C501AD. Conforming to IEEE-802.3, it interfaces the network interface controller (82596CA) to the Ethernet network, performing the required Manchester encoding/decoding of network packets. Features include:

• 10 megabits per second Manchester encoding and decoding with receive clock recovery
• Loopback capability for diagnostics
• Selectable for use with Ethernet 1.0 or IEEE-802.3 transceivers via jumper J11 (see Table 11.6).

### 11.3 ETHERNET ACCESS

There are four ways for the CPU (80960CA) to communicate with the Ethernet portion of the HK80/V960E: ARB, PORT, CA, and LE/BE (Table 11-1).

<table>
<thead>
<tr>
<th>TABLE 11-1</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Ethernet accesses</strong></td>
</tr>
<tr>
<td><strong>Access</strong></td>
</tr>
<tr>
<td>ARB</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>PORT</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>CA</td>
</tr>
<tr>
<td>LE/BE</td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>
11.3.1 Arbiter Enable

To use the Ethernet facilities of the HK80/V960E, the Ethernet Arbiter (ARB) must be enabled. Without this bit set, 82596CA requests to the CPU (80960CA) will be ignored. A 1-bit latch at address 0200,01C0₁₆ controls the Ethernet Arbiter.

11.3.2 Port Access

The 82596CA has a CPU port process state that allows the CPU (80960CA) to cause the 82596CA to execute certain functions when address 0280,0000₁₆ is accessed. These functions are:

- Reset: Performs a reset of the 82596CA without disturbing the rest of the system.
- Self-test: Performs a self-test on the 82596CA and writes the results to a specified location in memory.
- New SCP: Write an alternate system configuration pointer address (SCP). This function is useful when the default SCP (00FF,FFF₆₁₆) conflicts with system memory (on the HK80/V960E, this function must be used, because the default conflicts).
- Dump: Performs a dump of the internal state (registers and memory) of the 82596CA, and writes it to a specified location in memory.

The format of the PORT commands are summarized in the table below.

<table>
<thead>
<tr>
<th>Function</th>
<th>D31..................Don't care..............</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Self-test</td>
<td>A31........................Self-test results address.</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>New SCP</td>
<td>A31........................Alternate SCP address.</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Dump</td>
<td>A31........................Dump area pointer.</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

For every PORT command, there must be two accesses (Table 11-3).
### TABLE 11-3

82596CA port access definition

<table>
<thead>
<tr>
<th></th>
<th>First Access</th>
<th>Second Access</th>
</tr>
</thead>
<tbody>
<tr>
<td>Big endian</td>
<td>D15-D0 &gt; Lower Command Word</td>
<td>D31-D16 &gt; Upper Command Word</td>
</tr>
<tr>
<td>Little endian</td>
<td>D31-D16 &gt; Lower Command Word</td>
<td>D15-D0 &gt; Upper Command Word</td>
</tr>
</tbody>
</table>

Therefore, two back-to-back 32-bit accesses each using the same 32-bit data may be used to complete the PORT command (because the "other half" of the 32-bit value is ignored). A delay of at least one clock cycle is required between successive PORT commands. Software should account for this. Refer to the 82596CA user's manual and the 82596CA initialization code in Appendix A for more details.

### 11.3.3 Channel Attention (CA)

Accessing address 0290,00xx\textsubscript{16} issues Channel Attention (CA) to the 82596CA and causes it to begin executing memory-resident command blocks. The first CA after a reset forces the 82596CA into the initialization sequence beginning at location 00FF,FFF6\textsubscript{16} or an alternate SCP address written to the 82596CA using the PORT access mechanism. All subsequent CAs cause the 82596CA to begin executing new command sequences (memory-resident command blocks) from the system control block (SCB).

Since the default SCP address (00FF,FFF6\textsubscript{16}) is not accessible memory on the HK80/V960E, the NewSCP PORT Access command must be issued prior to the first CA after a reset.

Refer to the 82596CA user's manual for more details.

### 11.3.4 Ethernet Byte Ordering

The 82596CA supports both little-endian (Intel) and big-endian (Motorola) byte ordering. Byte ordering determines which memory location stores the least significant byte of the operand. For little-endian systems, the least significant byte is stored at the lowest byte address. For big-endian systems, the most significant byte is stored at the lowest address. The number of bytes per operand depends on the data type. The byte ordering can be selected by accessing address 0200,0008\textsubscript{16} (Table 11-4).
TABLE 11-4
Ethernet byte ordering

<table>
<thead>
<tr>
<th>Port address</th>
<th>Size</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>0200,0008</td>
<td>Long</td>
<td>Write</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Byte Ordering (LE/BE)</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Big endian</td>
<td>0</td>
</tr>
<tr>
<td>Little endian</td>
<td>1</td>
</tr>
</tbody>
</table>

TABLE 11-5
Ethernet connector pin assignments, P6

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CIS</td>
<td>Control In Shield</td>
</tr>
<tr>
<td>2</td>
<td>CI+</td>
<td>Control In +</td>
</tr>
<tr>
<td>3</td>
<td>DO+</td>
<td>Data Out +</td>
</tr>
<tr>
<td>4</td>
<td>DIS</td>
<td>Data In Shield</td>
</tr>
<tr>
<td>5</td>
<td>DI+</td>
<td>Data In +</td>
</tr>
<tr>
<td>6</td>
<td>VC</td>
<td>Voltage Common</td>
</tr>
<tr>
<td>7</td>
<td>CO+</td>
<td>Control Out +</td>
</tr>
<tr>
<td>8</td>
<td>COS</td>
<td>Control Out Shield</td>
</tr>
<tr>
<td>9</td>
<td>CI-</td>
<td>Control In -</td>
</tr>
<tr>
<td>10</td>
<td>DO-</td>
<td>Data Out -</td>
</tr>
<tr>
<td>11</td>
<td>DOS</td>
<td>Data Out Shield</td>
</tr>
<tr>
<td>12</td>
<td>DI-</td>
<td>Data In -</td>
</tr>
<tr>
<td>13</td>
<td>VP</td>
<td>Voltage Plus</td>
</tr>
<tr>
<td>14</td>
<td>VS</td>
<td>Voltage Shield</td>
</tr>
<tr>
<td>15</td>
<td>CO-</td>
<td>Control Out -</td>
</tr>
</tbody>
</table>
11.5 TRANSCEIVER CONFIGURATION

The transmit differential line for the Ethernet interface may be configured for either half- or full-step modes to facilitate its use with different types of transceivers, via configuration jumper J11.

Ethernet configuration is briefly summarized in the following table:

<table>
<thead>
<tr>
<th>Position</th>
<th>Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>J11 installed</td>
<td>0 idle differential voltage on TX lines: half-step mode (for use with IEEE-802.3-type transceivers)</td>
</tr>
<tr>
<td>J11 not installed</td>
<td>+ (positive) idle differential voltage on TX lines: full-step mode (for use with Ethernet 1.0-type transceivers)</td>
</tr>
</tbody>
</table>

Currently the 82596CA driver code is proprietary and confidential. Please contact the factory for programming examples. Future revisions of the manual will include 82596CA programming examples.
12.1 INTRODUCTION

The HK80/V960E uses the Western Digital WD33C93 chip to implement a Small Computer System Interface (SCSI) port (commonly pronounced "scuzzy").

The SCSI port may be used to connect to a variety of peripheral devices. Most common are Winchester disks, floppy diskettes, and streamer tape drives.

Supported features and modes include:

- Initiator role
- Target role
- Arbitration
- Disconnect
- Reconnect
- 80960CA DMA interface

Data transfer functions can be handled in a polled I/O mode or by using the DMA functions provided by the MPU. The SCSI interrupt is tied to XINT6 of the 80960CA.

Refer to the WD33C93A technical specification for programming details.

12.2 SCSI DMA

The DMA for the SCSI port is provided through the 80960CA's DMA port 3. The SCSI handshakes both request and acknowledge with the DMA port. The DMA should be programmed to perform dual address transfers using the byte assembly feature of the DMA in order to reduce the number of RAM accesses. The DMA Control Word of the 80960CA (using the `sdma` instruction) should be set as follows:
SCSI Read: 0000,00A3<sub>16</sub>

That is:
- 8 to 32 bit
- Source address hold
- Demand mode (synchronize)
- Source synchronized

SCSI Write: 0000,00DC<sub>16</sub>

That is:
- 32 to 8 bit
- Destination address hold
- Demand mode (synchronize)
- Destination synchronized

Refer to the 80960CA user's manual for further details on DMA.

Using these modes, the SCSI/DMA interface can support a 4-Mbyte per second transfer rate with the WD33C93A chip.

### 12.3 REGISTER ADDRESS SUMMARY (SCSI)

<table>
<thead>
<tr>
<th>Address</th>
<th>R/W</th>
<th>Bits</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0240,0000&lt;sub&gt;16&lt;/sub&gt;</td>
<td>W</td>
<td>8</td>
<td>Set Controller Address Register</td>
</tr>
<tr>
<td>0240,0000&lt;sub&gt;16&lt;/sub&gt;</td>
<td>R</td>
<td>8</td>
<td>Read Auxiliary Register</td>
</tr>
<tr>
<td>0240,0008&lt;sub&gt;16&lt;/sub&gt;</td>
<td>R/W</td>
<td>8</td>
<td>SCSI Controller Registers</td>
</tr>
<tr>
<td>02D0,0000&lt;sub&gt;16&lt;/sub&gt;</td>
<td>R/W</td>
<td>8</td>
<td>SCSI Data Register (DMA) address</td>
</tr>
<tr>
<td>0200,0140&lt;sub&gt;16&lt;/sub&gt;</td>
<td>W</td>
<td>1</td>
<td>SCSI Bus Reset (1=reset, 0=release)</td>
</tr>
</tbody>
</table>

### 12.4 SCSI RESET

The SCSI reset pin (RST — pin 40) is connected to the VIC interrupt pin LIRQ7, thus enabling the VIC to interrupt the processor if a SCSI reset occurs. See section 6.4 and Table 6-3.
12.5 SCSI PORT PIN ASSIGNMENTS, P4

FIGURE 12-1. SCSI connector, P4

TABLE 12-2
SCSI pin assignments, P4

<table>
<thead>
<tr>
<th>Pin number</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Odd pins</td>
<td>Ground</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>DB0/</td>
<td>Data bit 0</td>
</tr>
<tr>
<td>4</td>
<td>DB1/</td>
<td>Data bit 1</td>
</tr>
<tr>
<td>6</td>
<td>DB2/</td>
<td>Data bit 2</td>
</tr>
<tr>
<td>8</td>
<td>DB3/</td>
<td>Data bit 3</td>
</tr>
<tr>
<td>10</td>
<td>DB4/</td>
<td>Data bit 4</td>
</tr>
<tr>
<td>12</td>
<td>DB5/</td>
<td>Data bit 5</td>
</tr>
<tr>
<td>14</td>
<td>DB6/</td>
<td>Data bit 6</td>
</tr>
<tr>
<td>16</td>
<td>DB7/</td>
<td>Data bit 7</td>
</tr>
<tr>
<td>18</td>
<td>DBP/</td>
<td>Data parity bit</td>
</tr>
<tr>
<td>26</td>
<td>TERM/</td>
<td>Termination Power (+5)</td>
</tr>
<tr>
<td>32</td>
<td>ATN/</td>
<td>Attention</td>
</tr>
<tr>
<td>34</td>
<td>Spare</td>
<td></td>
</tr>
<tr>
<td>36</td>
<td>BSY/</td>
<td>SCSI Bus busy</td>
</tr>
<tr>
<td>38</td>
<td>ACK/</td>
<td>Transfer acknowledge</td>
</tr>
<tr>
<td>40</td>
<td>RST/</td>
<td>Reset</td>
</tr>
<tr>
<td>42</td>
<td>MSG/</td>
<td>Message</td>
</tr>
<tr>
<td>44</td>
<td>SEL/</td>
<td>Select</td>
</tr>
<tr>
<td>46</td>
<td>C/D</td>
<td>Control/Data</td>
</tr>
<tr>
<td>48</td>
<td>REQ/</td>
<td>Transfer request</td>
</tr>
<tr>
<td>50</td>
<td>I/O/</td>
<td>Data movement direction</td>
</tr>
</tbody>
</table>
Recommended mating connectors are Ansley P/N 609-5001CE and Molex P/N 15-29-8508.

12.6 SCSI TERMINATION

If necessary, use RN4-RN6 at the top of the HK80/V960E near the SCSI connector on the HK80/V960E for SCSI termination (Fig. 12-2). Jumper J9 should be installed if termination is present.

FIGURE 12-2. Location of SCSI terminators
13.1 INTRODUCTION

This 8-bit parallel port is designed for direct connection to a Centronics compatible printer (or other) device. Since the handshake lines (STROBE and INIT) are under software control, this interface can be used as a general-purpose output port.

13.2 CENTRONICS PORT PIN ASSIGNMENTS, P3

![Centronics connector, P3](image)

FIGURE 13-1. Centronics connector, P3
TABLE 13-1  
Centronics pin assignments, P3

<table>
<thead>
<tr>
<th>P3 Pin</th>
<th>Centronics Pin</th>
<th>Direction</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-24 (even) (19-30)</td>
<td></td>
<td></td>
<td>Gnd</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Output</td>
<td>STROBE/</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>Output</td>
<td>DATA1 (D0)</td>
</tr>
<tr>
<td>5</td>
<td>3</td>
<td>Output</td>
<td>DATA2</td>
</tr>
<tr>
<td>7</td>
<td>4</td>
<td>Output</td>
<td>DATA3</td>
</tr>
<tr>
<td>9</td>
<td>5</td>
<td>Output</td>
<td>DATA4</td>
</tr>
<tr>
<td>11</td>
<td>6</td>
<td>Output</td>
<td>DATA5</td>
</tr>
<tr>
<td>13</td>
<td>7</td>
<td>Output</td>
<td>DATA6</td>
</tr>
<tr>
<td>15</td>
<td>8</td>
<td>Output</td>
<td>DATA7</td>
</tr>
<tr>
<td>17</td>
<td>9</td>
<td>Output</td>
<td>DATA8 (D7)</td>
</tr>
<tr>
<td>19</td>
<td>10</td>
<td>Input</td>
<td>ACK/</td>
</tr>
<tr>
<td>21</td>
<td>11</td>
<td>Input</td>
<td>BUSY</td>
</tr>
<tr>
<td>23</td>
<td>12</td>
<td>Input</td>
<td>PE</td>
</tr>
<tr>
<td>25</td>
<td>13</td>
<td>Input</td>
<td>SELECT</td>
</tr>
<tr>
<td>26</td>
<td>31</td>
<td>Output</td>
<td>INIT/</td>
</tr>
<tr>
<td>27</td>
<td>14</td>
<td></td>
<td>Gnd</td>
</tr>
<tr>
<td>28</td>
<td>32</td>
<td>Input</td>
<td>ERROR/</td>
</tr>
<tr>
<td>29</td>
<td>15</td>
<td></td>
<td>n/c</td>
</tr>
<tr>
<td>30</td>
<td>33</td>
<td>Input</td>
<td>spare 1</td>
</tr>
<tr>
<td>31</td>
<td>16</td>
<td></td>
<td>Gnd</td>
</tr>
<tr>
<td>32</td>
<td>34</td>
<td>Input</td>
<td>spare 2</td>
</tr>
<tr>
<td>33</td>
<td>17</td>
<td></td>
<td>n/c</td>
</tr>
<tr>
<td>34</td>
<td>35</td>
<td>Input</td>
<td>spare 3</td>
</tr>
<tr>
<td>—</td>
<td>18</td>
<td></td>
<td>n/c</td>
</tr>
<tr>
<td>—</td>
<td>36</td>
<td></td>
<td>n/c</td>
</tr>
</tbody>
</table>

Recommended mating connectors are Ansley P/N 609-3401CE and Molex P/N 15-29-8348.

The falling edge of ACK/ is used to turn on the Centronics interrupt signal going to the VIC local interrupt line LIRQ1. To clear the interrupt signal, read from the interrupt reset location, 02C0,0018\textsubscript{H}. 

Revision E / July 1990
13.3 CENTRONICS CONTROL PORT ADDRESS

The Centronics interface logic uses the following physical memory addresses for data and control functions:

### TABLE 13-2
**Centronics control addresses**

<table>
<thead>
<tr>
<th>Address</th>
<th>Direction</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>02C0,0000_16</td>
<td>W</td>
<td>Data Latch (see below)</td>
</tr>
<tr>
<td>02C0,0000_16</td>
<td>R</td>
<td>Status Port (see below)</td>
</tr>
<tr>
<td>02C0,0008_16</td>
<td>W</td>
<td>Turn STROBE on</td>
</tr>
<tr>
<td>02C0,0008_16</td>
<td>R</td>
<td>Turn STROBE off</td>
</tr>
<tr>
<td>02C0,0010_16</td>
<td>W</td>
<td>Turn INIT on</td>
</tr>
<tr>
<td>02C0,0010_16</td>
<td>R</td>
<td>Turn INIT off</td>
</tr>
<tr>
<td>02C0,0018_16</td>
<td>R</td>
<td>Reset ACK Interrupt</td>
</tr>
</tbody>
</table>

### TABLE 13-3
**Centronics data/status addresses**

<table>
<thead>
<tr>
<th>Bit</th>
<th>02C0,0000_16 (Write) Data Latch</th>
<th>02C0,0000_16 (Read) Status Port</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>DATA8</td>
<td>(spare 1)</td>
</tr>
<tr>
<td>D6</td>
<td>DATA7</td>
<td>(spare 2)</td>
</tr>
<tr>
<td>D5</td>
<td>DATA6</td>
<td>(spare 3)</td>
</tr>
<tr>
<td>D4</td>
<td>DATA5</td>
<td>ERROR/</td>
</tr>
<tr>
<td>D3</td>
<td>DATA4</td>
<td>SELECT</td>
</tr>
<tr>
<td>D2</td>
<td>DATA3</td>
<td>PE</td>
</tr>
<tr>
<td>D1</td>
<td>DATA2</td>
<td>BUSY</td>
</tr>
<tr>
<td>D0</td>
<td>DATA1</td>
<td>ACK/ (Negative true pulse)</td>
</tr>
</tbody>
</table>

After power-on, the state of the Data Latch is indeterminate; STROBE and INIT will be false. The Data Latch is not changed by a board reset; however, STROBE and INIT will go false.

Follow this procedure when using this port for a Centronics printer:

1. Wait for the printer BUSY signal to go false.
2. Write the character to port 02C0,0000_16.
3. Assert STROBE (write to 02C0,0008_16).
4. Delay at least one microsecond.

5. De-assert STROBE (read from 02C0,000816).

6. Wait for ACK (wait for an interrupt via the VIC). The ACK signal at the Centronics status port (bit D0 of 02C0,000016) will be just a fleeting pulse.

7. Reset the ACK interrupt signal by reading from 02C0,001816. (See Table 13.2.)

8. Repeat for the next character.

![Centronics interface block diagram](image)

**FIGURE 13-2. Centronics interface — block diagram**
FIGURE 13-3. Centronics printer interface cable
Real-Time Clock (RTC)

14.1 INTRODUCTION

The HK80/V960E has a real-time clock module (Dallas Semiconductor, part number DS1216F or equivalent), which includes a built-in CMOS watch circuit and a lithium battery. The module is located underneath the HK80/V960E EPROM (that is, the module also functions as a socket for the EPROM).

14.2 RTC IMPLEMENTATION

The RTC logic does not generate interrupts; a CIO timer channel is used for that purpose. The RTC contents, however, may be used to check for long-term drift of the system clock, and as an absolute time and date reference after a power failure. Leap year accounting is included. Heurikon can provide complete operating system software support for the RTC module.

The RTC module time resolution is 10 milliseconds. The RTC internal oscillator is accurate to 1 minute per month, at 25 degrees C.

The clock contents are set or read using a special sequence of commands, as detailed in the program example, in Appendix A.

To access the RTC, a specific sequence of 64 accesses must occur to "unlock" the device for use. Then, a series of serial read commands may be initiated at the addresses shown in Table 14-1 to perform the actual reading and writing of the clock.

<table>
<thead>
<tr>
<th>TABLE 14-1</th>
<th>RTC accesses</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Byte Read at Address</strong></td>
<td><strong>Function</strong></td>
</tr>
<tr>
<td>02F0,0000₁₆</td>
<td>Write a 0 to RTC.</td>
</tr>
<tr>
<td>02F0,0003₁₆</td>
<td>Write a 1 to RTC.</td>
</tr>
<tr>
<td>02F0,0004₁₆</td>
<td>Read RTC.</td>
</tr>
</tbody>
</table>
Note: Do not execute the module access instructions out of ROM. The instruction fetch cycles will interfere with the module access sequence. Also, be certain the reset disable bit (rtc.data.day bit D4) is always written as a 1.

Example code for the real-time clock is provided in Appendix A.
15.1 SOFTWARE INITIALIZATION SUMMARY

Refer to the example code in Appendix B for guidance on software initialization.

15.2 ON-CARD I/O ADDRESSES

This section is a summary of the on-card port addresses. It is intended as a general reference for finding additional information about a particular device. Refer to section 5.5 for a pictorial description of the system memory map.

TABLE 15-1
Address summary

<table>
<thead>
<tr>
<th>Address (Hexadecimal)</th>
<th>Type</th>
<th>Device</th>
<th>Reference Section</th>
</tr>
</thead>
<tbody>
<tr>
<td>4xxx,xxxx</td>
<td>RW</td>
<td>VMEbus (Extended Space)</td>
<td>6.7</td>
</tr>
<tr>
<td>0400,0000 – 3FFF,FFFF</td>
<td>RW</td>
<td>VSB bus</td>
<td>7.3</td>
</tr>
<tr>
<td>03xx,xxxx</td>
<td>RW</td>
<td>VMEbus (Standard Space)</td>
<td>6.7</td>
</tr>
<tr>
<td>02F0,00xx</td>
<td>RW</td>
<td>RTC</td>
<td>14</td>
</tr>
<tr>
<td>02E0,00xx</td>
<td>RW</td>
<td>CIO</td>
<td>9.6</td>
</tr>
<tr>
<td>02D0,00xx</td>
<td>RW</td>
<td>SCSI DMA</td>
<td>12.3</td>
</tr>
<tr>
<td>02C0,00xx</td>
<td>RW</td>
<td>Centronics</td>
<td>13.3</td>
</tr>
<tr>
<td>02B0,0000</td>
<td>R</td>
<td>VIC (Interrupt Acknowledge)</td>
<td>6.4.2.2</td>
</tr>
<tr>
<td>02A0,00xx</td>
<td>RW</td>
<td>VIC (Registers)</td>
<td>6.3</td>
</tr>
<tr>
<td>0290,xxxx</td>
<td>RW</td>
<td>Ethernet Channel Attention</td>
<td>11.3</td>
</tr>
<tr>
<td>0280,00xx</td>
<td>W</td>
<td>Ethernet Port Access</td>
<td>11.3</td>
</tr>
</tbody>
</table>

Continues.
TABLE 15-1 — Continued.

Address Summary

<table>
<thead>
<tr>
<th>Address (Hexadecimal)</th>
<th>Type</th>
<th>Device Description</th>
<th>Reference Section</th>
</tr>
</thead>
<tbody>
<tr>
<td>0270,xxxx</td>
<td>R/W</td>
<td>NV-RAM (Read/Write)</td>
<td>5.7</td>
</tr>
<tr>
<td>0240,00xx</td>
<td>R/W</td>
<td>SCSI</td>
<td>12.3</td>
</tr>
<tr>
<td>0230,00xx</td>
<td>R/W</td>
<td>SCC2 (Ports C &amp; D)</td>
<td>10.6</td>
</tr>
<tr>
<td>0220,00xx</td>
<td>R/W</td>
<td>SCC1 (Ports A &amp; B)</td>
<td>10.6</td>
</tr>
<tr>
<td>0210,0000</td>
<td>R</td>
<td>Error Status Latch</td>
<td>3.4.2</td>
</tr>
<tr>
<td>0200,01CO</td>
<td>-</td>
<td>Ethernet Arbiter Enable</td>
<td>11.3</td>
</tr>
<tr>
<td>0200,0180</td>
<td>-</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0200,0140</td>
<td>W</td>
<td>SCSI Reset</td>
<td>12.3</td>
</tr>
<tr>
<td>0200,0100</td>
<td>W</td>
<td>VME Extended Space Enable</td>
<td>6.8.1</td>
</tr>
<tr>
<td>0200,00C0</td>
<td>W</td>
<td>VME Standard Space Enable</td>
<td>6.8.2</td>
</tr>
<tr>
<td>0200,0080</td>
<td>W</td>
<td>VME Short Space Enable</td>
<td>6.5</td>
</tr>
<tr>
<td>0200,0040</td>
<td>W</td>
<td>ROMINH</td>
<td>5.2</td>
</tr>
<tr>
<td>0200,0038</td>
<td>W</td>
<td>User LED 4</td>
<td>8.1</td>
</tr>
<tr>
<td>0200,0030</td>
<td>W</td>
<td>User LED 3</td>
<td>8.1</td>
</tr>
<tr>
<td>0200,0028</td>
<td>W</td>
<td>User LED 2</td>
<td>8.1</td>
</tr>
<tr>
<td>0200,0020</td>
<td>W</td>
<td>User LED 1</td>
<td>8.1</td>
</tr>
<tr>
<td>0200,0018</td>
<td>W</td>
<td>VSB Arbiter Enable</td>
<td>7.3</td>
</tr>
<tr>
<td>0200,0010</td>
<td>W</td>
<td>VSB Release on Request</td>
<td>7.3</td>
</tr>
<tr>
<td>0200,0008</td>
<td>W</td>
<td>Ethernet LE/BE Select</td>
<td>11.3</td>
</tr>
<tr>
<td>0100,xxxx</td>
<td>RW</td>
<td>VMEbus (Short Space)</td>
<td>6.7</td>
</tr>
<tr>
<td>00xx,xxxx</td>
<td>RW</td>
<td>On-card RAM</td>
<td>5.3</td>
</tr>
</tbody>
</table>
15.3 HARDWARE CONFIGURATION JUMPERS

Jumper settings and terminator configurations are detailed in the manual section pertaining to the associated device. This section can be used as a cross reference for finding additional information.

### TABLE 15-2
Jumper and terminator configurations

<table>
<thead>
<tr>
<th>Jumper or Terminator</th>
<th>Function</th>
<th>Reference Section</th>
<th>Standard Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Ports A,B,C,D defaults</td>
<td>10.10</td>
<td>Installed</td>
</tr>
<tr>
<td>3</td>
<td>RS-232 power, +12V port B</td>
<td>10.10</td>
<td>Removed</td>
</tr>
<tr>
<td>4</td>
<td>RS-232 power, +5V port B</td>
<td>10.10</td>
<td>Removed</td>
</tr>
<tr>
<td>5</td>
<td>RS-232 power, -12V port B</td>
<td>10.10</td>
<td>Removed</td>
</tr>
<tr>
<td>6</td>
<td>RS-232 power, +12V port D</td>
<td>10.10</td>
<td>Removed</td>
</tr>
<tr>
<td>7</td>
<td>RS-232 power, +5V port D</td>
<td>10.10</td>
<td>Removed</td>
</tr>
<tr>
<td>8</td>
<td>RS-232 power, -12V port D</td>
<td>10.10</td>
<td>Removed</td>
</tr>
<tr>
<td>9</td>
<td>SCSI bus power</td>
<td>12.6</td>
<td>Removed</td>
</tr>
<tr>
<td>10</td>
<td>System controller</td>
<td>6.6</td>
<td>Installed</td>
</tr>
<tr>
<td>11</td>
<td>Ethernet transceiver type</td>
<td>11.5</td>
<td>Not installed</td>
</tr>
<tr>
<td>17</td>
<td>ROM size</td>
<td>5.2</td>
<td>1 Mbit</td>
</tr>
<tr>
<td>RN4-RN6</td>
<td>SCSI terminators</td>
<td>12.6</td>
<td>Installed</td>
</tr>
<tr>
<td>RN18-RN24</td>
<td>VSB terminators</td>
<td>7.4</td>
<td>Installed</td>
</tr>
</tbody>
</table>
FIGURE 15-1. HK80/V960E jumper locations
15.4 POWER REQUIREMENTS

### TABLE 15-3
HK80/V960E power requirements

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Current</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5</td>
<td>9.0 A</td>
<td>All logic</td>
</tr>
<tr>
<td>+12</td>
<td>1.0 A</td>
<td>RS-232 interface and Ethernet</td>
</tr>
<tr>
<td>-12</td>
<td>1.0 A</td>
<td>RS-232 interface</td>
</tr>
</tbody>
</table>

All "+5" and "Gnd" pins on P1 and P2 must be connected to ensure proper operation.

15.5 ENVIRONMENTAL REQUIREMENTS

Operating temperature: 0 to +55 degrees Centigrade, ambient, at board.
Humidity: 0% to 85%.
Storage temperature: -40 to +70 degrees C.
Typical power dissipation: About 45 W

**FAN COOLING IS REQUIRED** for the HK80/V960E board whenever power is applied, even when the board is on an extender card. Recommended air flow rate is 2-3 cubic feet per minute, depending on card cage constraints and other factors.

15.6 MECHANICAL SPECIFICATIONS

### TABLE 15-4
Mechanical specifications

<table>
<thead>
<tr>
<th>Width</th>
<th>Depth</th>
<th>Height (above board)</th>
</tr>
</thead>
<tbody>
<tr>
<td>9.187 in.</td>
<td>6.299 in.</td>
<td>0.6 in.</td>
</tr>
<tr>
<td>233.35 mm</td>
<td>160 mm</td>
<td>15.25 mm</td>
</tr>
</tbody>
</table>

Standard board spacing is 0.8 inches. The HK80/V960E is a 10-layer board.
Appendix A — Code Examples

This appendix contains the example code listed below:

<table>
<thead>
<tr>
<th>File</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>README</td>
<td>A brief description of the example files.</td>
</tr>
<tr>
<td>Board.c</td>
<td>This file is the catchall for the miscellaneous board-related functions.</td>
</tr>
<tr>
<td>Board.h</td>
<td>This file describes the HK80/V960E hardware addresses and data structures.</td>
</tr>
<tr>
<td>Bug.h</td>
<td>This file is intended to provide standard constants and data structures common to all files independent of processor, compiler, and board model.</td>
</tr>
<tr>
<td>BoardAsm.s</td>
<td>This file contains much of the 80960CA-specific data structures and functions necessary to configure the HK80/V960E properly. Many of the processor-specific functions must be configured as shown in this file for the HK80/V960E to function reliably.</td>
</tr>
<tr>
<td>CIO.c</td>
<td>This file contains the functions necessary to read, write, and configure the Z85C36 counter/timer parallel port chip.</td>
</tr>
<tr>
<td>Proc.c</td>
<td>The functions contained in this file provide the monitor with the commands to handle interrupts and faults as well as providing program tracing.</td>
</tr>
<tr>
<td>Proc.h</td>
<td>The interrupt wrapper is a relocatable assembly language module that is allocated on the stack. The interrupt table vector location is initialized to point to the wrapper and the wrapper is initialized to point to the interrupt handler. This level of indirection will reduce the necessity for assembly code.</td>
</tr>
<tr>
<td>ProcAsm.s</td>
<td>This file contains routines for interrupt functions.</td>
</tr>
<tr>
<td>RTC.c</td>
<td>This file contains functions for operating the real-time clock.</td>
</tr>
<tr>
<td>SCC.c</td>
<td>This file contains the functions necessary to read, write, and configure the Z85C30-16 serial controller.</td>
</tr>
<tr>
<td>SCSI.c</td>
<td>This file contains the functions necessary to read, write, and configure the WD33C93A SCSI controller.</td>
</tr>
<tr>
<td>VME.c</td>
<td>This file contains the functions necessary to initialize the VMEbus as well as examples for performing several basic VME functions.</td>
</tr>
</tbody>
</table>
The code examples in this directory/manual are provided to give you an example of how to interface to the 80960CA and the devices on the V960E board. The code examples consist of the device- and processor-specific sections of the V960E debug monitor.

Note that the complete programming environment has not been provided. These files will compile and function properly but are nothing more than a collection of files and perform no useful function without the upper level programs. For more detailed programming examples and the programming environment contact your sales representative and ask about the debug monitor or functional test software. These software packages provide more complete device and environment examples.
BoardInit()
*
* BoardConfig(): Initialize the board hardware completely to the state
* defined by the NV device structures.
***

BoardConfig()
*
* SetSerDevs(); /* Initialize serial to default state. */
* ConfigVmeBus(); /* Initialize VMEbus to default state. */
* ConfigVmeBus(); /* Initialize VMEbus to default state. */
* InitCIOState(); /* Initialize NV MonDefs. */
* ConfigEthernet(); /* Initialize 596CA to NV specified state. */
* ConfigVmbus(); /* Initialize VSBus to NV specified state. */
*
/********************
**
* ConfigEthernet(): Initialize the Ethernet byte ordering and arbiter.
**/

ConfigEthernet()
{" 
 NV_MonDefPtr Conf = &NvMonDefs;
 if (EthByteEndian(Conf)) {
 "ETHERNET_LEBE = 0xFF;
 } else {
 "ETHERNET_LEBE = 0x00;
 }
 if (EthArbiterEnbl(Conf)) {
 "ETHERNET_ARB_EN = 0xFF;
 } else {
 "ETHERNET_ARB_EN = 0x00;
 }
 */

/**
*/

ConfigVmbus()
{" 
 NV_MonDefPtr Conf = &NvMonDefs;
 if (VsbReleaseMode(Conf)) {
 "VSB_RELSE_REQ = 0x00;
 } else {
 "VSB_RELSE_REQ = 0xFF;
 }
 if (VsbMasterEnbl(Conf)) {
 "VSB_ENBL_ARB = 0xFF;
 } else {
 "VSB_ENBL_ARB = 0x00;
 }
 */

/**
*/

PrStatus()
{" 
 unsigned long Temp;
 xprintf("\n VME System controller -> ");
 if ([SystemController]() { 
 xprintf("On\n");
 } else { 
 xprintf("Off\n");
 } 
 Temp = HKFields.Manuf.SerialNumber;
*/

Page 1
xprintf(" Ethernet physical ID -> 00:80:F9:89:%2.2x:%2.2x\n", (Temp >> 8) & 0xFF, Temp & 0xFF);

SetLedDisplay(Value)
unsigned long Value;
{
  *LEO1 = (-Value);
  *LEO2 = (-Value >> 1);
  *LED3 = (-Value >> 2);
  *LED4 = (-Value >> 3);
}

MemTop(): This function determines the address of the last long word in DRAM. The size of the DRAM is determined by the NV memory configuration.

extern unsigned long end;
unsigned char *MemBase()
{
  return ((unsigned char *) end);
}

Delay(): This function is intended to provide a fixed delay for timing. It isn't very accurate! (very compiler dependent).

#define HUND_SEC_DELAY 25000
Delay(HundSec)
int HundSec;
{
  volatile int i;
  for(i=HundSec * HUND_SEC_DELAY; i; i--);
}

IntErr(): When an unexpected interrupt is received it is necessary to remove the error condition before returning to the monitor. This function is called from the function UnexpIrtr() which parses the interrupt record for the address and the vector associated with the interrupt. The device is dealt with accordingly and the monitor is resumed.

Because the interrupt condition may be a program which is determined to beat its head into a wall it is necessary to abort the program and return directly to the monitor level. This is done in a function int.Look() which causes the processor to return into the line editor.

Generic response messages */
static char NMIEStr[] = "\n~GUnexpected NMI Exception at Ox%.ax = %s(%s)\n",
static char DevIntStr[] = "\n~GUnexpected %s Interrupt at Ox%.8X\n",
static char UnkIntStr[] = "\n~GUnexpected Interrupt at Ox%.8X Vector Ox%x\n"
;
IntrSrc(Addr, Vector)
long Vector;
char *Addr;
{
  unsigned char Status;
  switch (Vector) {
    case NMI VECTOR:
      Status = *STATUS LATCH;
      xprintf(NMIEStr,Addr,NmiErrTable[Status & 0x01],
        BusMasterErrTable[(Status & 0x06) >> 1]);
      break;
    case CIO VECTOR:
      InitCIOState();
      xprintf(DevIntStr,"CIO",Addr);
      break;
    case SCSI VECTOR:
      ResetSCSI();
      xprintf(DevIntStr,"SCSI",Addr);
      break;
    case SCCAB VECTOR:
    case SCCOD VECTOR:
      SetSerOevs();
      xprintf(DevIntStr,"SCC",Addr);
      break;
    case ETN VECTOR:
      xprintf(DevIntStr,"ETHERNET",Addr);
      break;
    case IPL2 VECTOR:
    case IPLI VECTOR:
    case IPLO VECTOR:
      {
        UnMaskVMEInt(0);
        break;
      }
    default:
      xprintf(UnkIntStr, Addr, Vector);
      break;
  }
  DumpRegs();
  FlushCache();
}"}
IntRecovery();  /* Restart Monitor.*/
This section defines the interrupt vectors and mask bit associated with each 8960 interrupt source.

- `#define NMI_VECTOR Ox8 /* Vector Definitions for the V960 */`
- `#define DMA_CHAN1_VECTOR Ox2 /* fixed according to how the */`
- `#define DMA_CHAN2_VECTOR Ox52 /* Interrupt Mask registers are set */`
- `#define DMA_CHAN3_VECTOR Ox59 /* the Map defined in the file */`
- `#define CIO_VECTOR Ox28 /* 8960CAs.a */`
- `#define SCCB_VECTOR Ox62`
- `#define SCDD_VECTOR Ox65`
```c
#define SCSI ((struct SCISIChip *) SCSI_ADDR)
#define SCWriteReg(Reg, Val) SCSI->SC.AddrPtr = Reg;
    SCSI->SC_Register = Val
#define SCReadReg(Reg, Val) SCSI->SC.AddrPtr = Reg;
    Val = SCSI->SC_Register

struct rtc data {
    unsigned char sec; /* seconds (0-59) */
    unsigned char min; /* minutes (0-59) */
    unsigned char hour; /* hours (0-23) */
    unsigned char weekday; /* day of week (1 = Sunday) */
    unsigned char date; /* date (1-31) */
    unsigned char month; /* month (1-12) */
    unsigned char year; /* year (1980-2037) */
    unsigned char dotsec; /* dot seconds (0-9) */
};

/* This is the definitions for the four user LEDS. */
#define LED1 (unsigned char *) 0x02000000
#define LED2 (unsigned char *) 0x02000002
#define LED3 (unsigned char *) 0x02000003
#define LED4 (unsigned char *) 0x02000004

/* The status latch returns a 3 bit error code indicating the state of
the system when an NMI exception has occurred. The format of the latch is:

- **Bits**
- 2 1 0
- 0 0 0 NMI caused by a bus error.
- 1 0 0 NMI caused by a parity error.
- 0 1 x NMI occurred while Ethernet owned the bus.
- 1 1 x NMI occurred while slave VMEBus owned the bus.
- 0 0 x Bus ownership unknown (shouldn't occur).

#define STATUS_LATCH (unsigned char *) 0x02100000
#define STATUS_PERR(x) ((x & 0x10) == 1)
#define STATUS_BERR(x) ((x & 0x01) == 0)
#define STATUS_8096CA(x) ((x & 0x06) == 6)
#define STATUS_82596CA(x) ((x & 0x06) == 2)
#define STATUS_VME_SLAVE(x) ((x & 0x06) == 4)
```
/* CENTRONICS: Definition for the Centronics Interface */
#define CENT_BASE ((unsigned char *) 0x02C00000)
#define CENT_DATA ((unsigned char *) (CENT_BASE + 0x00))
#define CENT_STATUS ((unsigned char *) (CENT_BASE + 0x01))
#define CENT_SET_STROBE ((unsigned char *) (CENT_BASE + 0x02))
#define CENT_CLEAR_STROBE ((unsigned char *) (CENT_BASE + 0x03))
#define CENT_SET_INIT ((unsigned char *) (CENT_BASE + 0x04))
#define CENT_CLEAR_INIT ((unsigned char *) (CENT_BASE + 0x05))
#define CENT_INT_ENBL ((unsigned char *) (CENT_BASE + 0x06))
#define CENT_INT_CLR ((unsigned char *) (CENT_BASE + 0x07))
#define CENT俣 (unsigned char *) (CENT_BASE + 0x08))
#define CENT俣 (unsigned char *) (CENT_BASE + 0x09))
#define CENT俣 (unsigned char *) (CENT_BASE + 0x0A))
#define CENT俣 (unsigned char *) (CENT_BASE + 0x0B))
#define CENT俣 (unsigned char *) (CENT_BASE + 0x0C))
#define CENT俣 (unsigned char *) (CENT_BASE + 0x0D))
#define CENT俣 (unsigned char *) (CENT_BASE + 0x0E))
#define CENT俣 (unsigned char *) (CENT_BASE + 0x0F))

/***************************************************************************/

/* ETHERNET-CA Definition for the Ethernet data structures and addresses */
#define ETHERNET_PORT ((unsigned char *) 0x02800000)
#define ETHERNET_CA ((unsigned char *) 0x02C90000)
#define ETHERNET_LEN ((unsigned char *) 0x02C90008)
#define ETHERNET_ADDR ((unsigned char *) 0x02C90010)

/***************************************************************************/

/* VIC068: Definition for the VIC Chip Registers */
#define VIC (struct VicChip *) 0x02A00000)
#define VIC俣 (unsigned char *) (VIC_BASE + 0x10))
#define VIC俣 (unsigned char *) (VIC_BASE + 0x04))
#define VIC俣 (unsigned char *) (VIC_BASE + 0x09))
#define VIC俣 (unsigned char *) (VIC_BASE + 0x08))

typedef struct VicReg {
  /* Structure to define register spacing */
  unsigned char Reg;
  unsigned char Dummy[3];
} VicReg;

struct VicChip {
  /* VIC068 Register description */
  VicReg VICIntCntlr;
  VicReg VICIntCtrlr[7];
  VicReg DMAIntCtrlr;
  VicReg LocIntCtrlr[7];
  VicReg ICSIntCtrlr;
  VicReg ErrIntCtrlr;
  VicReg ICSVecBase;
  VicReg ICHSVecBase;
  VicReg LocVecBase;
  VicReg ErcVecBase;
  VicReg ICSwitch;
  VicReg ICR[8];
  VicReg VMEIntReqStat;
  VicReg VMEIntVec[7];
  VicReg TranTimeOut;
  VicReg LocBusTiming;
  VicReg BitTranDef;
  VicReg VMEConfig;
  VicReg ArbReqConfig;
  VicReg AddModSrc;
  VicReg BerrStat;
Bug.h

Copyright (c) 1990 Heurikon Corporation
All Rights Reserved

THIS IS UNPUBLISHED PROPRIETARY SOURCE CODE OF HEURIKON CORPORATION.

The copyright notice above does not evidence actual or intended publication of such source code.

Heurikon hereby grants you permission to copy and modify this software and its documentation, Heurikon grants this permission provided that the above copyright notice appears in all copies and that both the copyright notice and this permission notice appear in supporting documentation. In addition, Heurikon grants this permission provided that you prominently mark as not part of the original any modifications made to this software or documentation, and that the name of Heurikon Corporation not be used in advertising or publicity pertaining to distribution of the software or the documentation without specific, written prior permission.

Heurikon Corporation does not warrant, guarantee or make any representations regarding the use of, or the results of the use of, the software and documentation in terms of correctness, accuracy, reliability, currentness, or otherwise; and you rely on the software, documentation and results solely at your own risk.

MODIFICATIONS:

Bug.h: This file is intended to provide standard constants and data structures common to all files independent of processor compiler and board model.

Define the constants for TRUE, FALSE, NULL and ERROR.

#define NULL 0
#define TRUE 1
#define FALSE 0
#define ERROR -1
#define FAILED 0
#define PASSED 1
#define READ 0
#define WRITE 1

Character definitions

#define EOF 0
#define DEL 0x7F
#define ESC 0x1B
#define SP ' '
#define BS '\b'
#define CR '\n'
#define LF '\n'
#define TAB '\t'

UNIX style time structure

struct tm {
    unsigned long tm_sec; /* seconds (0 - 59) */
    unsigned long tm_min; /* minutes (0 - 59) */
    unsigned long tm_hour; /* hours (0 - 23) */
    unsigned long tm_mday; /* day of month (1 - 31) */
    unsigned long tm_mon; /* month of year (0 - 11) */
    unsigned long tm_year; /* year - 1900 */
    unsigned long tm_wday; /* day of week (sunday = 0) */
};
typedef struct tm tm;
Initialization: The initialization of the v960 includes reading a new prcb and control table, which must be located in RAM. Also, the Vector and Fault tables are initialized, and the board is initialized to a known state.

StartMon: call VectInit # Initialize Vector Table.
        call _FaultInit # Initialize Fault Table.
        call _StartMonitor # Start program.
        ret
.globl _start_ip
.globl _ColdStart
.globl _MonEntryPt
.globl _End
.globl _nvTrace

`# Pause 500 mSec for RAM and then do 8 RAS/CAS cycles to initialize memory.`

_MonEntryPt:
_ColdStart:

_start_ip:
lconst 0x02000002, r4
lconst 0x00000000, r5
st r5, (r4) # Clear LED's
st r5, 0x0000 (r4)
st r5, 0x0000 (r4)
add 1, r4, r5
ldconst 0x0000, r6
lea rbx, r5, _MonEntryPt
ldconst 0x0000, r3
ldconst 0x0000, r4
lea rbx, r5, _ColdStart

ClearSysMem:
st r3, (r4)
add 4, r4, r5
lea rbx, r5, ClearSysMem
lconst 0x0000, r3
lea rbx, r5, _ColdStart

BoardAsm.s
Region Table: There are three different ways that the 960 memory can be configured.

1) 32-bit, burst enabled is the configuration for region 0 and should never be configured otherwise. This allows the on card DRAM to use burst.

2) 32-bit, burst disabled is the configuration for regions 1 through 14 and should never be configured otherwise. Region 15 should be configured this way when ROM has been inhibited.

3) 8-bit, burst disabled is the configuration for region 15 when ROM is not inhibited. This allows the ROM to be accessed as an 8-bit-wide memory.

Control Table: The control table is organized as 7 groups of 4 words each.

--- Breakpoint Registers ---
CtlGroup0: .word 0x00000000 # IPBD IP Breakpoint register 0
            .word 0x00000000 # IPBI IP Breakpoint register 1
            .word 0x00000000 # DABD Data Addr Breakpoint reg
            .word 0x00000000 # DAB1 Data Addr Breakpoint reg

--- Interrupt Map and control registers ---
CtlGroup1: .word 0x00004321 # IMAP Interrupt Map reg 0
            .word 0x00005765 # IMAP1 Interrupt Map reg 1
            .word 0x0000CDAA # IMAP2 Interrupt Map reg 2
            .word 0x00008000 # Interrupt controller

--- Memory Region Configuration Registers ---
CtlGroup2: .word NONBURST_32BIT # Region 0
            .word NONBURST_32BIT # Region 1
            .word NONBURST_32BIT # Region 2
            .word NONBURST_32BIT # Region 3

CtlGroup3: .word NONBURST_32BIT # Region 4
            .word NONBURST_32BIT # Region 5
            .word NONBURST_32BIT # Region 6

CtlGroup4: .word NONBURST_32BIT # Region 7
            .word NONBURST_32BIT # Region 8
            .word NONBURST_32BIT # Region 9

CtlGroup5: .word NONBURST_32BIT # Region 10
            .word NONBURST_32BIT # Region 11
            .word NONBURST_32BIT # Region 12

CtlGroup6: .word NONBURST_32BIT # Region 13
            .word NONBURST_32BIT # Region 14
            .word NONBURST_32BIT # Region 15

--- Breakpoint, Trace, and Bus Control registers ---
CtlGroup6: .word 0x00000000 # N/U Not Used.
            .word 0x00000000 # BFCOM Breakpoint Control Reg
            .word 0x00000000 # TC Trace Control
            .word 0x00000000 # BCON Bus Configuration Ctrl

--- Stack Definitions: ---
The following data definitions define the stacks for the 80960CA. The interrupt, supervisory and user stacks are defined. Depending on the application, the size of these definitions may be increased or decreased.

--- Data Structures: ---
Space for the interrupt, fault and system procedure tables are defined here. The size of these tables is a fixed quantity. Details of how these structures are used can be found in the 80960CA manual. The initialization of these structures is performed by other functions.

--- Control Table: ---
The control table is organized as 7 groups of 4 words each.

# Control Table: The control table is organized as 7 groups of 4 words each.
# Groups 2-5 indicate the memory region configurations, Group 0 is the breakpoint registers, Group 1 the interrupt Map and control registers, and Group 6 is the misc. registers.

# Control Table: The control table is organized as 7 groups of 4 words each.
# Groups 2-5 indicate the memory region configurations, Group 0 is the breakpoint registers, Group 1 the interrupt Map and control registers, and Group 6 is the misc. registers.

# Control Table: The control table is organized as 7 groups of 4 words each.
# Groups 2-5 indicate the memory region configurations, Group 0 is the breakpoint registers, Group 1 the interrupt Map and control registers, and Group 6 is the misc. registers.
Powerup detection: The following routines determine powerup conditions and allow the user to set the powerup magic number.

```
.globl _IsPowerUp
.text
.align 4
.globl _IsPowerUp
_IsPowerUp:    ldconst POWER_UP_LOCATION, r5
                ldconst POWER_UP_MAGIC_NUMBER, r6
                cmpbne r4, r6, _IsPowerUp
                mov 0x00, r0
                ret
_IsPowerUp:    mov 0x1, r0
                ret
```

Powerup detection: The following routines determine powerup conditions and allow the user to set the powerup magic number.

```
.globl _SetNotPowerUp
_setNotPowerUp: ldconst POWER_UP_LOCATION, r5
                ldconst POWER_UP_MAGIC_NUMBER, r6
                at r4, (r5)
                ret
```
This file contains the functions necessary to read, write and configure the z85c36 parallel port chip.

The functions defined in this module are listed below:

- ResetCIO()
- InitCIOState()
- StartTimer()
- WriteCIOPortA()
- WriteCIOPortB()
- WriteCIOPortC()

---

This file contains all the CIO specific subroutines necessary to reset, initialize, read and write to the CIO ports and counter timers.

- ResetCIO(): Sets the CIO to the hardware reset state.
- InitCIOState(): This is the default state of the CIO and it should be set to this state at reset.
- WriteCIOPortA():
- WriteCIOPortB():
- WriteCIOPortC(): These are the routines used to write to ports A-C of the CIO.

---

This function resets the counter timer regardless of what state the chip might be in.

***

ResetCIO()
{
  volatile unsigned char *p, c;
  p = CIO_CTRL;
  c = *p;
  *p = Ox00; /* make sure we're waiting for a reg ptr */
  *p = Ox00; /* master int ctl reg ptr */
  *p = Ox00; /* (must be a good reason to do it again) */
  *p = Ox01; /* reset bit on, off */
}

InitCIOState()
{
  static unsigned char ciotable[] = {
    0x00, 0x00, /* Clear register interrupts VIS */
    0x28, 0x00, /* Port B as bit port */
    0x20, 0x00, /* Port A as bit port */
    0x29, 0x00, /* Port B all outputs */
    0x23, 0x00, /* Port A all outputs */
    0x06, 0x00, /* Port C all outputs */
    0x2C, 0x00, /* Port B normal I/O */
    0x24, 0x00, /* Port A normal I/O */
    0x07, 0x00, /* Port C normal I/O */
    0x20, 0x00, /* All pattern registers cleared */
    0x09, 0x20, /* Clear interrupts */
    0x01, 0x94, /* enable port A and port B */
  }
  register int cnt;
  volatile unsigned char *p;
  ResetCIO();
  p = CIO_CTRL;
  for(cnt = 0; cnt < sizeof(cirotble); cnt++)
    *p = ciotable[cnt];
}

WriteCIOPortA()
{
  WriteCIOPortB();
  WriteCIOPortC();
}

WriteCIOPortB()
{
  WriteCIOPortC();
}

WriteCIOPortC()
{
  These functions provide the ability to write to the CIO output ports. Ports A, B and C are used for the VMEbus slave maps for the Extended, Short and Standard spaces, respectively.

***

WriteCIOPortData(unsigned char Data)
{
  *CIO_AData = Data;
}
WriteCIOPortB(Data)
unsigned char Data;
{ *CIO_BData = Data;
}
WriteCIOPortC(Data)
unsigned char Data;
{ *CIO_CData = Data;
}

StartTimer(): This function is intended to provide an example of how
to initialize the CIO counter timers. Here the CIO is
initialized, the interrupt handler is attached, and then
the counter is started. In this example the location
'NumTicks' is incremented for every interrupt received
and a dot is printed every second. This function is
turned off by calling InitCIOState() and disconnecting
the interrupt handler.

volatile int NumTicks;
StartTimer()
{
  int cnt;
  int ciointr();
  static unsigned char ctable[] = {
    0x00, 0x86, /* Enable master interrupt VIS */
    0x10, 0x80, /* Channel 3 Continuous */
    0x1a, 0x82, 0x1b, 0x3f, /* Channel 3 Count (1/60th sec) */
    0x0c, 0x20, /* Clear IP and IUS for channel 3 */
    0x10, 0x80, /* Channel 2 Continuous */
    0x18, 0x50, 0x19, 0x8a, /* Channel 2 Count (1/97th sec) */
    0x08, 0x20, /* Clear IP and IUS for channel 2 */
    0x1c, 0x80, /* Channel 1 Continuous */
    0x16, 0x31, 0x17, 0xc3, /* Channel 1 Count (1/157th sec) */
    0x0a, 0x20, /* Clear IP and IUS for channel 1 */
    0x05, 0x00, /* Set up port 3 */
    0x06, 0x07, 0x00, /* Enable counters 1, 2, and 3 */
    0x01, 0x40, /* Enable interrupts, start count */
    0x0c, 0xc6, 0x0b, 0xc6,
    0x0a, 0xc6,
};

  xprintf("NumTicks loaded at 0x%\n", &NumTicks);
  ConnectHandler(CIO_VECTOR, ciointr);
  NumTicks = 0;
  ResetCIO();
  *CIO_CTRL = 0x04;
  *CIO_CTRL = 0x80;
  for(i = 0; i < 0x1000; i++)
    Vector = *CIO_CTRL;
    *CIO_CTRL = 0x04;
    Vector = *CIO_CTRL;
    if((NumTicks++ % 157) == 0)
      PutC('.');
    else
      PutC('.');
  }
  *CIO_CTRL = 0x24;
  for(i = 0; i < 0x1000; i++)
    ClrIntPend();/* This delay is necessary to allow */
    /* the CIO to drive the interrupt high.*/
    /* The interrupt mask in the processor */
    /* must be cleared in the processor. */
}
extern unsigned long int_table[ ]; /* Address of interrupt table */
extern unsigned long int_flt_table[ ]; /* Address of fault table */
unsigned long TraceEnabled; /* Trace controls register */
unsigned long TraceMask; /* Trace controls register */
unsigned char TraceFlag;

/*******************************
* VectToVecAddr(): Converts 'Vector' to a vector address contained in
the interrupt table.
*******************************/
unsigned long *VectToVecAddr(Vector)
unsigned long Vector;
{
    return((unsigned long *)(int_table + 1 + Vector));
}

/*******************************
* VectInit(): The Vector table consists of 36 Bytes of Pending interrupt
bits followed by 992 Bytes of Vector Table. A total of
1028 bytes of data.
Note that the NMI interrupt always resides in the
8096C0A Data RAM at location 0.
*******************************/
VectInit()
{
    int i, UnExpIntr();
    unsigned long *VectPtr;
    VectPtr = int_table;
    for(i = 0; i < 9; i++)
    {
        VectPtr++ = 0;
    }
    for(i = 9; i < 257; i++)
    {
        VectPtr++ = (unsigned long) UnExpIntr;
    }
    /*(unsigned long *) 0 */ = (unsigned long) UnExpIntr;
}

/*******************************
* ConnectHandler(): The function allocates an interrupt wrapper, links
the wrapper into the interrupt table and then
initializes the wrapper to call the Handler address.
*******************************/
ConnectHandler(Vector, Handler)
unsigned long Vector;
int Handler();
{
    unsigned long *CodePtr, *MemPtr;
    struct IntWrapper *wrapper;
    int i, UnExpIntr();
    unsigned long *VectPtr, *VecToVecAddr();
    char *Malloc();
    VectPtr = VecToVecAddr(Vector);
    FlushCache();
    if (*VectPtr != (unsigned long) UnExpIntr)
    {
        Wrapper = (struct IntWrapper *) *VectPtr;
        Wraper->CallAddr = (unsigned long) Handler;
        return;
    }
    MemPtr = (unsigned long *) Malloc(sizeof(struct IntWrapper));
CodePtr = (unsigned long *) &IntCode;
Wrapper = (struct IntWrapper *) MemPtr;
for (i = 0; i < (sizeof(struct IntWrapper) / sizeof(unsigned long)); i++) {
  *MemPtr++ = *CodePtr++;
  Wrapper->CallAddr = (unsigned long) Handler;
  *VectorPtr = (unsigned long) Wrapper;
  if (Vector == NM_VECTOR) {
    *VectorPtr = 0;
  } else if (TypeBits == 2) {
    SubTypePtr = TraceFaultTypes[SubTypeBit];
  } else {
    SubTypePtr = "\n";
  }
  xprintf(FltStr, Addr, TypeStr, subTypeStr);
  DumpRegs();
  LineEdit();
}

FaultErr(Addr, Type)
char *Addr;
long Type;
{
  unsigned long SubTypeBit, TypeBits;
  char *TypeStr, *SubTypeStr;
  TypeBits = (Type & 0xFF);
  TypeStr = FaultTypes[TypeBits];
  if (TypeBits == 1) {
    SubTypeBit = FindBitSet(Type & 0xFF);
    SubTypeStr = TraceFaultTypes[SubTypeBit];
  } else if (TypeBits == 2) {
    SubTypeBit = (Type - 1) & 0x03;
    SubTypeStr = OperFaultTypes[SubTypeBit];
  } else {
    SubTypeStr = "\n";
  }
  xprintf(FltStr, Addr, TypeStr, SubTypeStr);
  DumpRegs();
  LineEdit();
}

FaultInit()
{  
  int i, UnExpFault();
  unsigned long *FaultPtr;
  TraceFlag = 0;
  FaultPtr = FltTable;
  for (i = 0; i < 32; i++) {
    if (FaultPtr++)
  }
Trace events that happen on the next V960 bug 'call' instruction.

The 'call' routine must be modified to set the pc and tc.

#define PCTRACE_ENABLE 0x01
#define MAX_BREAK_POINTS 20
#define FMASK_OPCODE 0x66003e00
#define STEP 0x02 /* Single step trace */
#define BRANCH 0x04 /* branch trace */
#define CALL 0x08 /* call trace */
#define RETURN 0x10 /* return trace */
#define PRERETURN 0x20 /* pre-return trace */
#define SUPERVISOR 0x40 /* supervisor trace */
#define BREAKPOINT 0x80 /* supervisor trace */
#define ALL 0xfe /* All traces */

struct TraceTable {
    char *Name;
    unsigned long Mask;
};

static struct TraceTable TTable[] = {
    "Step", STEP,
    "Branch", BRANCH,
    "Call", CALL,
    "Return", RETURN,
    "PreReturn", PRERETURN,
    "Supervisor", SUPERVISOR,
    "Breakpoint", BREAKPOINT
};

static int BreakPointFlag;
static unsigned long *BreakPointAddr;
static unsigned long OldTraceMask;

extern unsigned long LocalTraceRegFile[], GlobalTraceRegFile[],
    CntlrTraceRegFile[];
extern unsigned long LocalRegFile[], GlobalRegFile[], CntlrRegFile[];

void TraceEnabler(Flag, ModeStr)
char Flag, *ModeStr;
    unsigned long Mode;
    if (ModeStr == NULL) {
        if ((Mode = ModeToMask(ModeStr)) == 0) {
            xprintf("Illegal mode request: \%s", ModeStr);
            return;
        }
    }
    if (Flag == 'a') {
        TraceMask = TraceMask | Mode;
    } else if (Flag == 'n') {
        TraceMask = TraceMask & ~Mode;
    }
    DispTrace();
    if (TraceMask) TraceFlag = TRUE;
    else TraceFlag = FALSE;

static void ModeToMask(Mode)
char *Mode;
    {
        unsigned long Mode;
        if (ModeStr != NULL) {
            if ((Mode = ModeToMask(ModeStr)) == 0) {
                xprintf("Illegal mode request: \%s", ModeStr);
                return;
            }
        }
        if (Flag == 'a') {
            TraceMask = TraceMask | Mode;
        } else if (Flag == 'n') {
            TraceMask = TraceMask & ~Mode;
        }
        DispTrace();
        if (TraceMask) TraceFlag = TRUE;
    }

static void DispTrace()
    {
        unsigned long ii;
        PrNewLine();
        for (ii = 0; ii < sizeof(TTable) / sizeof(struct TraceTable); ii++) {
            if (TTable[ii].Mask)
                xprintf("%s trace on\n", TTable[ii].Name);
        }
    }

static struct BPtrs {
    unsigned long Address;
    unsigned long OpCode;
};

static struct BPtrs BreakPoints[MAX_BREAK_POINTS];
static int NumBreakPoints;

void BPInit()
    {
        int i;
        for (i = 0; i < MAX_BREAK_POINTS; i++) {
            BreakPoints[i].Address = NULL;
            BreakPoints[i].OpCode = NULL;
        }
        TraceEnabled = TraceFlag = TraceMask = NumBreakPoints = 0;
        BreakPointFlag = FALSE;
    }
BPoint(Flag, Address)
unsigned char Flag;
unsigned long Address;
{
    int i;
    unsigned long OpCode;
    unsigned long *Memory;
    Memory = (unsigned long *) (Address & 0xFFFFFFFC);
    if (Flag == 'a') {
        if (!OneWordlnstr(*(Memory - 1) » (xprintf("Illegal breakpoint address\n") return;
    }
    for (i = 0; i < MAX BREAK POINTS; i++) {
        if (BreakPoints[i].Address == (unsigned long) Memory) {
            *Memory = BreakPoints[i].OpCode;
            BreakPoints[i].Address = 0;
            NumBreakPoints--;
            break;
        }
    }
    if (i == MAX BREAK POINTS) {
        xprintf("MaxBreak points exceeded\n");
    } else if (Flag == 'r') {
        for (i = 0; i < MAX BREAK POINTS; i++) {
            if (BreakPoints[i].Address == (unsigned long) Memory) {
                *Memory = BreakPoints[i].OpCode;
                BreakPoints[i].Address = 0;
                NumBreakPoints--;
                break;
            }
        }
        if (i == MAX BREAK POINTS) {
            xprintf("Breakpoint at 0x%lx not set\n", Address);
        } else if (Flag == 'd') {
            for (i = 0; i < MAX BREAK POINTS; i++) {
                if (BreakPoints[i].Address == NULL) {
                    xprintf("Breakpoint at 0x%lx", BreakPoints[i].Address);
                }
                PrNewLine();
            }
            if (NumBreakPoints) {
                TraceFlag = TRACEPOINT;
                DisAssemble(Address, 2);
            } else {
                TraceFlag = FALSE;
            }
        } else if (Flag == 'a') {
            if (OneWordlnstr(*Memory - 1) » \n" unrestored\n") return;
        }
    }
}

SaveState()
static SaveState()
{
    int i;
    for (i = 0; i < 16; i++) {
        LocalTraceRegFile[i] = LocalRegFile[i];
        GlobalTraceRegFile[i] = GlobalRegFile[i];
    }
    for (i = 0; i < 8; i++) {
        CtrlTraceRegFile[i] = CtrlRegFile[i];
    }
}

RcvTrace(): This function is called when a fault has occurred that was set up to occur. The state of the program is saved useful information is printed and the monitor is called again.

Step(): This monitor function provides the ability to step through

Step()
{
    int i;
    if(!TraceEnabled) {
        xprintf("\nTrace not initiated by call");
        return;
    }
    if (BreakPointFlag) {
        for (i = 0; i < MAX_BREAK_POINTS; i++) {
            if (BreakPoints[i].Address == (unsigned long) BreakPointAddr) {
                *(unsigned long *) BreakPointAddr = BreakPoints[i].OpCode;
                break;
            }
        }
        LocalTraceRegFile[2] = 4;
        OldTraceMask = TraceMask;
        TraceMask |= STEP;
        ResumeTrace();
    } else {
        ResumeTrace();
    }
}

OneWordInstr(): This function examines the 'OpCode' of an instruction
and determines if the instruction is a one word instruction. This is
necessary to determine if a breakpoint can be asserted at a specific address.

ExecTrace(): This monitor function initiates the trace mechanism
for the function 'Funct' and calls the function
with arguments 'Arg0' to 'Arg7'.

OneWordInstr(OpCode)
unsigned long OpCode;
{
    unsigned long Mode;
    if (((OpCode >> 24) & 0xFF) < 0x80)
        return TRUE;
    if (((OpCode & 0x00001000) == 0)
        return TRUE;
    Mode = ((OpCode >> 10) & 0x0F);
    if ((Mode == 0x04) || (Mode == 0x7))
        return TRUE;
    return FALSE;
}

ExecTrace(Funct, Arg0, Arg1, Arg2, Arg3, Arg4, Arg5, Arg6, Arg7)
int (*Funct)();
unsigned long Arg0, Arg1, Arg2, Arg3, Arg4, Arg5, Arg6, Arg7;
{
    StartTrace(Arg0, Arg1, Arg2, Arg3, Arg4, Arg5, Arg6, Arg7, Funct);
}
The assembly language module is included below:

```assembly
; initialized to point to the wrapper and the wrapper is initialized to
; the necessary for assembly code.

; The assembly language module is included below:

stq g0, (sp)    ; Save registers g0-g14 and
stq g4, 16(sp)  ; bump stack pointer.
stq g8, 32(sp)  
stt g12, 48(sp) 
ldaq 0x40, r4   
addq r4, sp, sp
ldq -8(fp), r4  ; get vector
ldcconst 0xff, r5 ; mask
and r4, r5, q1  ; Vector Level
mov rip, q0     ; Address of exception
call __int16    ; Int16(Address, Vector)
ldaq 0x40, r4   ; Restore processor state.
ldaq (sp), q0   ; Registers g0-g14, sp
ldq 16(sp), q4  
ldq 32(sp), q8  
ldt 48(sp), q12 
ret              ; Return to program.

.space 4        ; For debug or storage
.space 4        ;
.space 4        ;

; disassembly for fault Wrapper

stq g0, (sp)    ; Save registers g0-g14 and
stq g4, 16(sp)  ; bump stack pointer.
stq g8, 32(sp)  
stt g12, 48(sp) 
ldaq 0x40, r4   
addq r4, sp, sp
ldq -8(fp), r4  ; Read fault type off stack.
ldaq 0xff0000, r5
and r4, r5, q1  ; Mask off good bits.
ldq 0xffff0000, q0
ldq 0x10, q4    ; Registers g0-g14, sp
ldt 48(sp), q12 
ret              ; Return to program.

.space 4        ; For debug or storage
.space 4        ;
.space 4        ;

; disassembly for interrupt Wrapper

stq g0, (sp)    ; Save registers g0-g14 and
stq g4, 16(sp)  ; bump stack pointer.
stq g8, 32(sp)  
ldaq 0x40, r4   
addq r4, sp, sp
ldq -8(fp), r4  ; Read fault type off stack.
ldaq 0xff0000, r5
and r4, r5, q1  ; Mask off good bits.
ldq 0xffff0000, q0
ldq 0x10, q4    ; Registers g0-g14, sp
ldt 48(sp), q12 
ret              ; Return to program.

.space 4        ; For debug or storage
.space 4        ;
.space 4        ;

struct FltWrapper {
    unsigned long CodeSeg[7];
    unsigned long CallAddr;
    unsigned long CodeSeg[3];
    unsigned long DatSeg[3];
};

struct IntWrapper {
    unsigned long CodeSeg[12];
    unsigned long CallAddr;
    unsigned long CodeSeg[7];
    unsigned long DatSeg[3];
};
```
# MODIFICATIONS:

* ProCAsm.s: This file contains the assembly language functions used by the board, monitor, and processor functions to perform processor-specific functions. Below is a list of functions defined in this module that can be used by other functions.

```
.text
.align 4
.globl ReadIntMask # Exported Functions.
globl ReadIntPend
.globl C1rIntPend
.globl MaskInts
.globl UnMaskInts
.globl UnExpFault
.globl _FlushCache
.globl ResumeTrace
.globl StartTrace
.globl ReadTCW
.globl _ModifyTCW
```

## 1. Exports:

* LocalTraceRegFile
  * GlobalTraceRegFile
  * C1rTraceRegFile
  * LocalRegFile
  * GlobalRegFile
  * C1rRegFile
  * FaultErr
  * ReadPC
  * ModifyPCM
  * RcvTrace
  * TraceEnabled
  * TraceMask
  * SPInit

## 2. Imports:

```
.globl _CntrlTraceRegFile
```

## 3. Constants associated with the 'sysctl' instruction.

- REQUEST_INTR, 0x000
- INVALIDCACHE, 0x000
- CONFIG_CACHE, 0x200
- RE_INITIALIZER, 0x300
- LD_CTRL_REG0, 0x400
- LD_CTRL_REG1, 0x401
- LD_CTRL_REG2, 0x402
- LD_CTRL_REG3, 0x403
- LD_CTRL_REG4, 0x404
- LD_CTRL_REG5, 0x405
- LD_CTRL_REG6, 0x406

## 4. Basic processor functions and an example of the calling sequence from a C program:

- ReadIntPend: mov sf0,g0 # Data = ReadIntPend();
  ret
- ClrIntPend: mov 0x0, sf0 # ClearIntPend();
  ret
- MaskInts: notand sf1,g0, sf1 # MaskInts(IntMask);
  ret
- ReadIntMask: mov sf1, g0 # Mask = ReadIntMask();
  ret
- UnMaskInts: mov 0, sf0 # UnMaskInts(IntMask);
  or g0, sf1, sf1 # Clear interrupt pending register.
  ret
- FlushCache: ldconst INVALID_CACHE, r3 # Invalidate cache opcode
  sysct r3, r3, "r3"
**ModifyPCW:**

```assembly
modifyPCW(PCWMask);
ret
```

**ReadPCW:**

```assembly
readPCW();
ret
```

**ModifyTCW:**

```assembly
modifyTCW(TCWMask);
ret
```

**ReadTCW:**

```assembly
readTCW();
ret
```

---

**ERROR RECOVERY:** The following routines are intended to provide error recovery from unexpected faults and interrupts. The functions UnExpIntr and UnExpFault should be written to all unused vector locations in both the interrupt and the fault table.

---

**UnExpFault:** This is the fault recovery mechanism, which notifies the user of the fault and then restarts the system. If the trace flag indicates tracing is enabled and a masked fault has occurred then the monitor is returned to gracefully after the program state has been saved.

```assembly
UnExpFault:
flushreg
getPreviousFramePtr;
```

---

**UnExpIntr:** This is the interrupt recovery mechanism, which notifies the user of the interrupt, removes the interrupt, and then restarts the system.

```assembly
UnExpIntr:
flushreg
getPreviousFramePtr
```

---

**NotTrace:** This is the fault recovery mechanism, which notifies the user of the fault and then restarts the system. If the trace flag indicates tracing is enabled and a masked fault has occurred then the monitor is returned to gracefully after the program state has been saved.

```assembly
NotTrace:
call
```

---

**UnExpIntr:** This is the interrupt recovery mechanism, which notifies the user of the interrupt, removes the interrupt, and then restarts the system.

```assembly
UnExpIntr:
flushreg
getPreviousFramePtr
```

---

**NotTrace:** This is the fault recovery mechanism, which notifies the user of the fault and then restarts the system. If the trace flag indicates tracing is enabled and a masked fault has occurred then the monitor is returned to gracefully after the program state has been saved.
# ResumeTrace(): This function is called when tracing is enabled and an expected trace is recognized.

ResumeTrace:

```assembly
flushreq

lda _GlobalTraceRegFile,r5 # Restore Global Registers.
lda _LocalTraceRegFile,r3 # Restore Global Registers.
ld 60(r5), pfp
andnot 0x0000000f, pfp, r14

ldq (r3), r4
stq r4, (r14)
ldq r4, (r14)
ldq r4, (r14)
ldq r4, (r14)
ldq (r3), r4
ld 8(r3), r4
ldconst 0x0fffffff, r6
and r6, r4, r4
and 0x003, rip, r5
or r4, r3, rip

lda _LocalTraceRegFile,r3 # Restore RIP.
ld (3), r4
ldconst 0x0fffffff, r6
and r5, r6, r7
not r5, r5
and r4, r5, r4
or r4, r7, r8
or 0x01, r8, r8
st r8, -0x10(fp)

ld 4(r3), r4
ldconst 0x0fffffff, r5
modeac 0x00, 0x00, r6
and r5, r6, r7
not r5, r5
and r4, r3, r4
or r4, r7, r8
st r8, -0x0c(fp)

flushreq # Return into Context.

lda _TraceMask, r3 # Update trace settings.
ld (3), r4
ldconst 0x0fffffff, r5
modtc r5, r4, r4
mov 0x02, r5
modpc 0x0000, r3, r5
or 0x01, pfp, pfp # Set Return from Fault.
ret
```

# StartTrace(): This function is called when tracing is enabled and starts an instruction trace of the function defined by register g8 using parameters g0-g7. An example call is:

StartTrace(Arg0, Arg1, Arg2, Arg3, Arg4, Arg5, Arg6, Arg7, Function);

```assembly
_flags tracing started.
st r4, (r3)

lda _TraceMask, r3 # Set trace bits.
ld (3), r4
ldconst 0x0fffffff, r5
modtc r5, r4, r4
ldconst 0x01, r5 # Enable tracing.
modpc r4, r5, r5
 callx (gB) # Call function.
ldconst 0, r3
ldconst 0x0fffffff, r5
modtc r5, r3, r4 # Disable trace bits.
ldconst 0x01, r5 # Disable tracing.
modpc r4, r5, r3
 callx BPInit -ret
```

Below are data definitions that are used in storing trace data.

```
.align 4
.data

.bss _LocalTraceRegFile, 0x0040, 8
.bss _GlobalTraceRegFile, 0x0040, 8
.bss _CtrnlTraceRegFile, 0x0020, 8
```
Unpublished Proprietary Source Code of Heurikon Corporation

Copyright (c) 1990 Heurikon Corporation
All Rights Reserved

This is Unpublished Proprietary Source Code of Heurikon Corporation.
The copyright notice above does not evidence any actual or intended publication of such source code.

Heurikon hereby grants you permission to copy and modify this software and its documentation. Heurikon grants this permission provided that the above copyright notice appears in all copies and that both the copyright notice and this permission notice appear in supporting documentation. In addition, Heurikon grants this permission provided that you prominently mark as not part of the original any modifications made to this software or documentation, and that the name of Heurikon Corporation not be used in advertising or publicity pertaining to distribution of the software or the documentation without specific, written prior permission.

Heurikon Corporation does not warrant, guarantee or make any representations regarding the use of, or the results of the use of, the software and documentation in terms of correctness, accuracy, reliability, currentness, or otherwise; and you rely on the software, documentation and results solely at your own risk.

MODIFICATIONS:

#include "Board.h"
#include "Bug.h"

unsigned char Key[1];

static unsigned char InitKey[] = {
    OxCS, Ox3A, OxA3, OxSC, OxCS, Ox3A, OxA3, OxSC
};

rtc acc(data, Type)

This function reads or writes the real-time clock, depending on 'Type'. The 'data' is received and returned in the format of the real-time clock (Board.h). This function cannot be loaded into ROM, because of the way the RTC operates, the clock would be reset by ROM execution.

static rtc_acc(data, Type)

unsigned char *data;
int Type;

1 = "RD_WATCH";
for(1 = 0; 1 < 8; 1++){
    temp = (Key[1] & bit) ? *WR1_WATCH : *WR0_WATCH;
}

if (Type) {
    for(1 = 0; 1 < 8; 1++){
        data[1] = 0;
        for(bit = 1; bit & 0xFF; bit <<= 1){
            data[1] |= (*RD_WATCH & 1)? bit : 0;
        }
    }
}

RTC: This function accepts the structure 'Time' and either reads the time into or writes the new time from this structure.

'Flag' indicates whether the function is reading or writing the time. There are several very strange things that should be described about this function:

Because the RTC stores the time as packed nibbles internally it is necessary to convert to packed nibbles when writing and to binary when reading the RTC.

Because the ROM cannot be accessed when the RTC is being read it is necessary to copy the function rtc_acc into RAM and then execute the function. This is also why the 'Key' is located in the 'bss' section. Great care was taken to assure that the function rtc_acc was relocatable so be careful!!!.

RTC acc (Time, Flag)
tm *Time;
int Flag;

if (Flag == WRITE) {
    RtcData.hour = BinToHex(Time->tm_hour);
    RtcData.min = BinToHex(Time->tm_min);
    RtcData.month = BinToHex(Time->tm_mon);
    RtcData.day = Time->tm_mday;
    RtcData.year = BinToHex(Time->tm_year);
    RtcData.weekday = Time->tm_wday;
    if (Time->tm_wday == 0) /* Converts sunday to 0 */
        RtcData.weekday = 0x17;
    RtcData.date = BinToHex(Time->tm_mday);
    RtcData.time = BinToHex(Time->tm_hour);
    RtcData.day = 0;
    RtcData.dotsec = 0;
}

#define RAM_MON

if RAM based monitor

RTC acc(RtcData, Flag); /* If RAM based monitor */

#undef RAM_MON

RTC acc(RtcData, Flag); /* If EPROM based monitor */

#define RAM_MON

RTC acc(RtcData, Flag); /* Copy function to memory. */

Free(Funct);
#endif

if (Flag == READ) {
    Time->tm_sec = HexToBin(RtcData.dotsec); /* Read */
    Time->tm_min = HexToBin(RtcData.min);
    Time->tm_hour = HexToBin(RtcData.hour);
    Time->tm_mday = HexToBin(RtcData.date);
    Time->tm_mon = HexToBin(RtcData.month);
    Time->tm_year = HexToBin(RtcData.year);
    if (Time->tm_wday == 7) /* Converts sunday to 0 */
        Time->tm_wday = 0;
}
/* **************************************************************************
 * Copyright (c) 1990 Heurikon Corporation
 * All Rights Reserved
 * THIS IS UNPUBLISHED PROPRIETARY SOURCE CODE OF HEURIKON CORPORATION.
 * The copyright notice above does not evidence any actual or intended publication of such source code.
 * Heurikon hereby grants you permission to copy and modify this software and its documentation. Heurikon grants this permission provided that the above copyright notice appears in all copies and that both the copyright notice and this permission notice appear in supporting documentation. In addition, Heurikon grants this permission provided that you prominently mark as not part of the original any modifications made to this software or documentation, and that the name of Heurikon Corporation not be used in advertising or publicity pertaining to distribution of the software or the documentation without specific, written prior permission.
 * Heurikon Corporation does not warrant, guarantee or make any representations regarding the use of, or the results of the use of, the software and documentation in terms of correctness, accuracy, reliability, currentness, or otherwise; and you rely on the software, documentation and results solely at your own risk.
 * MODIFICATIONS:
 */

#include "Bug.h"
#include "Board.h"
#include "NVMonDefs.h"

volatile struct SCCPort *Port;

extern NV_MonDefs NVMonDefs; /* Monitor defined configuration */
volatile unsigned long ConDev; /* Console Device */
volatile unsigned long ModDev; /* Modem/Download Device */
static unsigned long SerDevList[] = {
    /* List of port assignments */
    (unsigned long) SCC_PORTA, /* Corresponds to NV definitions.*/
    (unsigned long) SCC_PORTB,
    (unsigned long) SCC_PORTC,
    (unsigned long) SCC_PORTD,
};

PutChar(Port, c); char c;
KeyHit(Port);
TxEmpty(Port);

GetChar(Port);
PutChar(Port, c);
ChangeBaud(Baud, Port);
```c
for (tc = 0; tc < 0x1000; tc++)
    tc = dummy = Port->Control;
    Port->Control = Ox00;
    Port->Control = tc;
    Port->Control = Ox00;
    Port->Control = tc >> 8;
    for (tc = 0; tc < 0x1000; tc++)
}

SCCReset(): This function hard resets both ports associated with 'Port'
* because it's too clumsy to reset individual ports.
*
static SCCReset(Port)
    volatile struct SCCPort *Port;
    Port->Control = Ox00;
    Port->Control = Ox00;

SetSerDevs(): This function uses the current definitions in the
* NV structure 'NVMonDefs' to configure the serial ports.
* This function is called once when NVMonDefs contains
* the default system configuration and once after the
* NV memory has been read with the user's configuration.
*
    NOTICE: It is important that the NVMonDefs be valid when this
    function is called!

SetSerDevs()
    SCCReset(SCC_PORTS);
    SCCReset(SCC_PORTD);
    ConDev = SerDevList[NVMonDefs.Console.PortNum]; /* Set up Console. */
    ConfigPort(ConDev, &NVMonDefs.Console);
    ChangeBaud(NVMonDefs.Console.Baud, ConDev);
    ModDev = SerDevList[NVMonDefs.DownLoad.PortNum]; /* Set up Download.*/
    ConfigPort(ModDev, &NVMonDefs.DownLoad);
    ChangeBaud(NVMonDefs.DownLoad.Baud, ModDev);

ConfigPort(): Initialize specified port 'Port' to the configuration
specified by 'Conf'. The configurable portion of this
* function includes:
*    Data Bits ... 5, 6, 7 or 8.
*    Stop Bits ... 1, or 2.
*    Parity ... None, Even or Odd.
*    XonXoff ... On/Off
*/
static ConfigPort(Port, Conf)
    volatile struct SCCPort *Port;
    NVU_Port *Conf;
    ...
```
return;

if (ResetOnBreak(Conf)) /* If reset on break allowed */
    MonEntryPt(); /* Reset monitor */
if (ChBaudOnBreak(Conf)) /* If baud changes on break */
    Conf->Baud = GetNextBaud(Conf->Baud);
    ChangeBaud(Conf->Baud, Port);
    xprintf("\nChanged baud rate to %d\n", Conf->Baud);
}
InitSCSIState()
{
    unsigned char Stat;
    NV_MonDefPtr Conf = &NvMonDefs;

    ResetSCSI();
    if (ScsiResetEnbl(Conf))
    {
        *SCSI_RESET = 1;
        Delay(100);
        *SCSI_RESET = 0;
    }
}

extern NV_MonDef NVMonDefs;
#define SC_RESET 0x00 /* Issues an RESET Command to WD33C93 */
#define FREQ_SEL 0x80 /* Select Frequency for Divisor of 4 */

ResetSCSI()
{
    unsigned char Stat;
    MaskInts(SCSI_INT MASK); /* Disable Interrupts. */
    SCWriteReg(SREG OWNID, FREQ_SEL); /* Initialize for 16MHZ operation. */
    SCReadReg(SREG_SCSI_STAT, Stat); /* Read Status register. */
    SCWriteReg(SREG_CMD, SC_RESET); /* Generate SCSI Reset. */
    SCReadReg(SREG_SCSI_STAT, Stat); /* Remove SCSI Interrupt. */
}

extern NV_MonDef NVMonDefs; /* Monitor-defined configuration */

/* SCSI.c: This file contains the functions necessary to read, write and 
 configure the WD33C93A SCSI Controller. 
 The functions defined in this module are listed below: 
 ResetSCSI(): Sets the SCSI to the hardware reset state and removes 
 the reset interrupt. 
 InitSCSI(): This sets the state of the SCSI according to the NV 
 definitions. */

/* Monitor-defined configuration */
#define SC_RESET 0x00 /* Issues an RESET Command to WD33C93 */
#define FREQ_SEL 0x80 /* Select Frequency for Divisor of 4 */

extern NV_MonDef NVMonDefs; /* Monitor-defined configuration */

ResetSCSI()
{
    unsigned char Stat;
    MaskInts(SCSI_INT MASK); /* Disable Interrupts. */
    SCWriteReg(SREG OWNID, FREQ_SEL); /* Initialize for 16MHZ operation. */
    SCReadReg(SREG_SCSI_STAT, Stat); /* Read Status register. */
    SCWriteReg(SREG_CMD, SC_RESET); /* Generate SCSI Reset. */
    SCReadReg(SREG_SCSI_STAT, Stat); /* Remove SCSI Interrupt. */
}
This function uses the current definitions in the NV structure ‘NVMonDefs’ to configure the VME bus. This function is called once when NVMonDefs contains the default system configuration and once after the NV memory has been read with the users configuration.

ConfigVmeBus(): This function uses the current definitions in the
VME Bus Timer ... 4us to Infinite
VME Bus Timer ... 4us to Infinite
Arbiter Mode ... RoundRobin, Priority
Write Post Slv ... On/Off

NOTICE: It is important that the NVMonDefs be valid when this
function is called!

NO NOTICE: It is important that the NVMonDefs be valid when this
function is called!

ConfigVmeBus()

Write Post Mst ... On/Off
Turbo mode ... On/Off
Sys Fail State ... On/Off
Indiv R-Mod-Wr ... On/Off

* NOTICE: It is important that the NVMonDefs be valid when this
function is called!

NO NOTICE: It is important that the NVMonDefs be valid when this
function is called!

ConfigVmeBus()

Write Post Mst ... On/Off
Turbo mode ... On/Off
Sys Fail State ... On/Off
Indiv R-Mod-Wr ... On/Off

* NOTICE: It is important that the NVMonDefs be valid when this
function is called!

NO NOTICE: It is important that the NVMonDefs be valid when this
function is called!

ConfigVmeBus()

Write Post Mst ... On/Off
Turbo mode ... On/Off
Sys Fail State ... On/Off
Indiv R-Mod-Wr ... On/Off

* NOTICE: It is important that the NVMonDefs be valid when this
function is called!

NO NOTICE: It is important that the NVMonDefs be valid when this
function is called!
SlaveEnable(Flag, Address)
char Flag;
unsigned long Address;
{
    unsigned char RegVal;
    switch (Flag) {
    case 'E':
        case 'e':
            RegVal = VIC->SlvSel[0].Reg & 0xCO;
            VIC->SlvSel[0].Reg = RegVal | 0x10;
            WriteCIOPortA((unsigned char) (Address >> 24));
            *SLAVE_EXT_ENBL = 1;
            break;
    case 'S':
        case 's':
            VIC->SlvSel[0].Reg = 0x0;
            WriteCIOPortC((unsigned char) (Address >> 20));
            *SLAVE_STD_ENBL = 1;
            break;
    case 'C':
        case 'c':
            WriteCIOPortB((unsigned char) (Address >> 8));
            *SLAVE_SHT_ENBL = 1;
            break;
    default:
        xprintf("Illegal flag expected -e, -s or -c");
        break;
    }
}

SlaveDis(Flag)
char Flag;
{
    switch (Flag) {
    case 'E':
        case 'e':
            *SLAVE_EXT_ENBL = 0;
            break;
    case 'S':
        case 's':
            *SLAVE_STD_ENBL = 0;
            break;
    case 'C':
        case 'c':
            *SLAVE_SHT_ENBL = 0;
            break;
    default:
        xprintf("Illegal flag expected -e, -s or -c");
    }
}

UnMaskVMElnt(IRQNum, IPLNum)
unsigned char IRQNum, IPLNum;
{
    if(IRQNum == 0)
    {
        for(IRQNum = 0; IRQNum < 8; IRQNum++)
        {
            VIC->VMElntCntrl[IRQNum].Req = 0x80;
        }
    }
    else
    {
        VIC->VMElntCntrl[IRQNum - 1].Reg = (1 << IPLNum);
    }
}
Appendix B — NV-RAM Information

The NV-RAM memory is an 8,192-byte EEPROM that contains manufacturing, service, and hardware configuration information; monitor and board initialization information; and user-defined information. The start address, size, and description of the device are given in Table B-1:

<table>
<thead>
<tr>
<th>Device Address</th>
<th>Byte Offsets</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0270,0000&lt;sub&gt;16&lt;/sub&gt;</td>
<td>0–15FF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>User-defined data area</td>
</tr>
<tr>
<td>0270,B000&lt;sub&gt;16&lt;/sub&gt;</td>
<td>1600&lt;sub&gt;16&lt;/sub&gt; – 17FF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>Monitor/board initialization</td>
</tr>
<tr>
<td>0270,C000&lt;sub&gt;16&lt;/sub&gt;</td>
<td>1800&lt;sub&gt;16&lt;/sub&gt; – 1FFF&lt;sub&gt;16&lt;/sub&gt;</td>
<td>Manufacturing/service hardware information</td>
</tr>
</tbody>
</table>

This appendix contains the following files:

- **NvMonDefs.h**: This header file defines the bit field assignments for the NVRAM/EEPROM, as they are defined by the board.
- **NVAssign.h**: This header file defines the bit field assignments for the NVRAM/EEPROM, as they are defined by Heurikon.
- **NVDefs.h**: This header file includes the basic error codes and the codes passed to NVOp to indicate the type of operations to perform on nonvolatile memory.
- **NVLib.c**: This file contains the nonvolatile library functions used to manage NVRAM or EEPROM.
- **NV.c**: This file contains the functions necessary to read, write, and configure the 28C64 EEPROM.
typedef struct NVU_Port { /* Port struct = 8/4 bytes */
  unsigned char Reserved[16]; /* Port flags section */
  unsigned long RomBase; /* Port baud rate */
} NVU_Port;

typedef struct { /* Serial Port Assignments */
  NVU_Port SP_APORT;
  NVU_Port SP_BPORT;
  NVU_Port SP_CPORT;
  NVU_Port SP_DPORT;
} NVU_Port;

typedef struct { /* Parity Type Assignments */
  NVU_Port SP_PARITY_EVEN;
  NVU_Port SP_PARITY_ODD;
  NVU_Port SP_PARITY_NONE;
  NVU_Port SP_PARITY_FORCE;
} NVU_Port;

typedef struct { /* Data Bits Assignments */
  NVU_Port SP_DATA_5BITS;
  NVU_Port SP_DATA_6BITS;
  NVU_Port SP_DATA_7BITS;
  NVU_Port SP_DATA_8BITS;
} NVU_Port;

typedef struct { /* Stop Bits Assignments */
  NVU_Port SP_STOP_1BIT;
  NVU_Port SP_STOP_2BIT;
  NVU_Port SP_STOP_3BIT;
  NVU_Port SP_STOP_4BIT;
} NVU_Port;

typedef struct { /* Boot struct = 32/20 bytes */
  unsigned long BootSize;
  unsigned long BootDevice;
  unsigned long BootDeviceNumber;
  unsigned char BootFlags;
  unsigned long LoadAddress;
  unsigned long RomSize;
  unsigned char RomBase;
} NVU_BOOT;

#define NVU_BOOT_SIZE 16
#define NVU_BOOT_DEVICE 0
#define NVU_BOOT_DEVICE_NUMBER 0
#define NVU_BOOT_FLAGS 0
#define NVU_BOOT_LOADADDRESS 0
#define NVU_BOOT_ROMSIZE 0
#define NVU_BOOT_ROMBASE 0

typedef struct { /* Boot struct = 32/20 bytes */
  unsigned long BootDevice;
  unsigned long BootDeviceNumber;
  unsigned char BootFlags;
  unsigned long LoadAddress;
  unsigned long RomSize;
  unsigned char RomBase;
} NVU_BOOT;

typedef struct { /* Boot struct = 32/20 bytes */
  unsigned long BootDevice;
  unsigned long BootDeviceNumber;
  unsigned char BootFlags;
  unsigned long LoadAddress;
  unsigned long RomSize;
  unsigned char RomBase;
} NVU_BOOT;

typedef struct { /* Boot struct = 32/20 bytes */
  unsigned long BootDevice;
  unsigned long BootDeviceNumber;
  unsigned char BootFlags;
  unsigned long LoadAddress;
  unsigned long RomSize;
  unsigned char RomBase;
} NVU_BOOT;

typedef struct { /* Boot struct = 32/20 bytes */
  unsigned long BootDevice;
  unsigned long BootDeviceNumber;
  unsigned char BootFlags;
  unsigned long LoadAddress;
  unsigned long RomSize;
  unsigned char RomBase;
} NVU_BOOT;

typedef struct { /* Boot struct = 32/20 bytes */
  unsigned long BootDevice;
  unsigned long BootDeviceNumber;
  unsigned char BootFlags;
  unsigned long LoadAddress;
  unsigned long RomSize;
  unsigned char RomBase;
} NVU_BOOT;

typedef struct { /* Boot struct = 32/20 bytes */
  unsigned long BootDevice;
  unsigned long BootDeviceNumber;
  unsigned char BootFlags;
  unsigned long LoadAddress;
  unsigned long RomSize;
  unsigned char RomBase;
} NVU_BOOT;

typedef struct { /* Boot struct = 32/20 bytes */
  unsigned long BootDevice;
  unsigned long BootDeviceNumber;
  unsigned char BootFlags;
  unsigned long LoadAddress;
  unsigned long RomSize;
  unsigned char RomBase;
} NVU_BOOT;

typedef struct { /* Boot struct = 32/20 bytes */
  unsigned long BootDevice;
  unsigned long BootDeviceNumber;
  unsigned char BootFlags;
  unsigned long LoadAddress;
  unsigned long RomSize;
  unsigned char RomBase;
} NVU_BOOT;

typedef struct { /* Boot struct = 32/20 bytes */
  unsigned long BootDevice;
  unsigned long BootDeviceNumber;
  unsigned char BootFlags;
  unsigned long LoadAddress;
  unsigned long RomSize;
  unsigned char RomBase;
} NVU_BOOT;

typedef struct { /* Boot struct = 32/20 bytes */
  unsigned long BootDevice;
  unsigned long BootDeviceNumber;
  unsigned char BootFlags;
  unsigned long LoadAddress;
  unsigned long RomSize;
  unsigned char RomBase;
} NVU_BOOT;

typedef struct { /* Boot struct = 32/20 bytes */
  unsigned long BootDevice;
  unsigned long BootDeviceNumber;
  unsigned char BootFlags;
  unsigned long LoadAddress;
  unsigned long RomSize;
  unsigned char RomBase;
} NVU_BOOT;

typedef struct { /* Boot struct = 32/20 bytes */
  unsigned long BootDevice;
  unsigned long BootDeviceNumber;
  unsigned char BootFlags;
  unsigned long LoadAddress;
  unsigned long RomSize;
  unsigned char RomBase;
} NVU_BOOT;

typedef struct { /* Boot struct = 32/20 bytes */
  unsigned long BootDevice;
  unsigned long BootDeviceNumber;
  unsigned char BootFlags;
  unsigned long LoadAddress;
  unsigned long RomSize;
  unsigned char RomBase;
} NVU_BOOT;

typedef struct { /* Boot struct = 32/20 bytes */
  unsigned long BootDevice;
  unsigned long BootDeviceNumber;
  unsigned char BootFlags;
  unsigned long LoadAddress;
  unsigned long RomSize;
  unsigned char RomBase;
} NVU_BOOT;
typedef struct NVU_BusConfig {
    unsigned char IComReg[5]; /* Communications reg 0-4 values */
    unsigned char Padding; /* Reserved */
    unsigned short MiscBusFlags; /* Misc bus configuration bits */
    unsigned long SlaveBusMap; /* Slave bus map configuration */
    unsigned char Reserved[4]; /* Reserved */
} NVU_BusConfig;

#define ExtSlaveMap(x) (x->SlaveBusMap & 0xFFFF0000)
#define StdSlaveMap(x) (x->SlaveBusMap & 0x00FF0000)
#define ShlSlaveMap(x) (x->SlaveBusMap & 0x0000FF00)
#define ExtSlaveEnbl(x) (x->SlaveBusMap & 0x00080000)
#define StdSlaveEnbl(x) (x->SlaveBusMap & 0x00040000)
#define ShlSlaveEnbl(x) (x->SlaveBusMap & 0x00020000)
#define BusReqLev(x) (x->MiscBusFlags & 0x0003)
#define MastRelMode(x) ((x->MiscBusFlags & 0x000C) >> 2)
#define LocBusTimer(x) ((x->MiscBusFlags & 0x0030) >> 4)
#define VmeBusTimer(x) ((x->MiscBusFlags & 0x0380) >> 7)
#define ArbiterMode(x) (x->MiscBusFlags & 0x0400)
#define SlaveWritePost(x) (x->MiscBusFlags & 0x0800)
#define MasterWritePost(x) (x->MiscBusFlags & 0x1000)
#define Sysfail(x) (x->MiscBusFlags & 0x2000)
#define TurboMode(x) (x->MiscBusFlags & 0x4000)
#define IndvNMC(x) (x->MiscBusFlags & 0x8000)

typedef struct NVU_MonDefs {
    unsigned long MiscFlags; /* Monitor defined flags */
    unsigned long ProcFlags; /* Process monitor flags */
    unsigned long Port; /* Port number */
} NVU_MonDefs, *NVU_MonDefPtr;

#define ClrMemOnPowerUp(x) (x->MiscFlags & 0x01) /* Clear on powerup */
#define ClrMemOnReset(x) (x->MiscFlags & 0x02) /* Clear on reset */
#define DoPowerDiaq(x) (x->MiscFlags & 0x04) /* Do powerup diagnostics */
Included in the header file NVAssign.h is a definition of bit field assignments for the NVRAM/EEPROM. It is used by the software to provide the board service record of the board. This structure provides the internal structures necessary to maintain a nonvolatile section of memory. The magic number is used to verify the validity of the data. The write count indicates the number of times the section has been written and provides an indicator of the lifetime of the component.

The structure must be the first entry in a nonvolatile section. Many of the functions that manipulate nonvolatile sections assume that this is the first structure in the section and will not function.

### SERVICE DEFINITIONS

- Structure consists of the ROM number, Chip Date, Technician name
- A short description of the problem. The last 3 records are allowed to be stored in nonvolatile memory.

### HARDWARE DEFINITIONS

- Board hardware definitions are provided by this structure, which describes memory sizes and peripheral configuration.

```c
typedef struct ServRec { /* ServRec Struct = 72 bytes */
  char RecNum[12]; /* Service Record Number */
  char Date[12]; /* Service Record Date */
  char Tech[8]; /* Service Record Technician */
  char Problem[40]; /* Service Record Technician */
} NVH_ServRec;

typedef struct NVH_Service { /* Service Struct = 232 bytes */
  char Reserved[16]; /* Service Records */
} NVH_Service;
```

### INTERNAL BIT DEFINITIONS

- The structure provides the internal structures necessary to maintain a nonvolatile section of memory. The magic number is used to quickly determine if the structure has been initialized. The write count indicates the number of times the section has been written and provides an indicator of the lifetime of the component.

```c
typedef struct NVH { /* ServRec Struct = 72 bytes */
  char Reserved[4]; /* Board Revision */
  char Model[8]; /* Board Model */
  char ManDate[12]; /* Manufacturing Date */
  char ManPartNum[12]; /* Manufacturing Part Number */
  char WorkOrderNum[12]; /* Work Order Number */
  char Reserved[40]; /* Board Serial Number */
} NVH_Service;
```
typedef struct NV_HkDefined {
    #ifndef NV_SMALL
    char Reserved[12];
    #endif
    NVH_Hardware;
    define RAMSIZ 0 0x00000000
    define RAMSIZ-128 0x00000080
    define RAMSIZ-8K 0x00000200
    define RAMSIZ-32K 0x00000800
    define RAMSIZ-64K 0x00010000
    define RAMSIZ-128K 0x00020000
    define RAMSIZ-256K 0x00040000
    define RAMSIZ-512K 0x00080000
    define RAMSIZ-1M 0x00100000
    define RAMSIZ-2M 0x00200000
    define RAMSIZ-4M 0x00400000
    define RAMSIZ-8M 0x00800000
    define RAMSIZ-16M 0x01000000
    define RAMSIZ-32M 0x02000000
    define RAMSIZ-64M 0x04000000
    */
    *
    */
    typedef struct NV_HkDefined {
        */ Hk struct = 40/444 bytes */
        NV_Internal_ Internal; /* Internal definitions */
        NVH_Hardware Hardware; /* Hardware definitions */
        NVH_Manufacturing Manuf; /* Manuf definitions */
        #ifndef NV_SMALL
        NVH_Service Service; /* Service record */
        #endif
    } NV_HkDefined;
NVDefs.h: This header file includes the basic error codes and the
codes passed to NVOp to indicate the type of operations
to perform on nonvolatile memory.

The error flags are defined below. Note that these error codes have
been used to construct error tables and must not be modified for
any reason.

#define NVE_NONE 0 /* No error */
#define NVE_OVERFLOW 1 /* Warning: Too many writes done */
#define NVE_MAGIC 2 /* Bad magic number in NVRAM image */
#define NVE_CHKSUM 3 /* Bad checksum in NVRAM image */
#define NVE_STORE 4 /* Could not write NVRAM to memory */
#define NVE_CMD 5 /* Unknown command requested */
#define NV_OP_FIX 0 /* NVOp Command to fix checksum */
#define NV_OP_CLEAR 1 /* NVOp Command to clear NV section */
#define NV_OP_CHK 2 /* NVOp to checksum NV sections */
#define NV_OP_OPEN 3 /* NVOp to Open NV Section */
#define NV_OP_SAVE 4 /* NVOp to Save NV Section */
# NVLib.c

This file contains the nonvolatile library functions used to manage NVRAM or EEPROM. The functions defined in this module are listed below:

- NVSet()
- NVDisplay()
- NVInit()
- FindGroup()
- FindField()
- DispFieldName()
- FieldRead()
- FieldWrite()
- Continue()
- NVUpdate()
- NVOpen()
- NVOp()

`#include "Bug.h"
#include "NVDefs.h"
#include "NVAsign.h"`

`extern NVGroup NVGroups[]; /* NV memory groupings structure */
extern NV_HkDefined HKFields; /* Heurikon defined structure */`

### NV Error Strings():

**NOTE:** The Error table strings are defined according to the definitions in `NVDefs.h`. Neither of these files should be modified without fear of complete disaster.

```c
static char NVErr0Str[] = "No error";
static char NVErr1Str[] = "Maximum write count exceeded";
static char NVErr2Str[] = "Bad magic number";
static char NVErr3Str[] = "Illegal checksum";
static char NVErr4Str[] = "Write to NV memory does not verify";
static char NVErr5Str[] = "Unknown command";
```
for (ByteNum = 0; ByteNum < size; ByteNum++) {
    if (Base[ByteNum] != NVRamAcc(READ, Offset + ByteNum)) {
        return(NVE_STORE);
    }
    return(NVE_NONE);
} default: {
    return(NVE_CMD);
} }

/* ********************************************************************
 * NVUpdate(): This monitor command updates the NVRAM from the image
 * maintained in memory. Error messages are displayed if an
 * error occurs.
 */ NVUpdate()
{ register int Err;
  NV_Internal *NvMon = (NV_Internal *) NvMonAddr();
  unsigned long NvMonSiz = NvMonSize();
  unsigned long NvMonOff = NvMonOffset();
  unsigned long NvHkOff = NvHkOffset();
  NvMon->WriteCnt++;
  Err = NVOp(NV_OP_CK, NvMon, NvMonSiz);
  if (Err != NVE_NONE) { xprintf(NVSupStrl, "reading", NVErrTable[Err]);
                   return;
    }
  Err = NVOp(NV_OP_SAVE, NvMon, NvMonSiz, NvMonOff);
  if (Err != NVE_NONE) { xprintf(NVSupStrl, "storing", NVErrTable[Err]);
                   return;
    }
  HKFields.Internal.WriteCnt++;
  NVOp(NV_OP_CK, &HKFields, sizeof(NV_HkDefined));
  Err = NVOp(NV_OP_SAVE, &HKFields, sizeof(NV_HkDefined) , NvHkOff);
  if (Err != NVE_NONE) { xprintf(NVSupStr2, "was not modified");
                   return;
    }
  }

/* ********************************************************************
 * NVOpen(): This monitor command opens the NVRAM and loads the memory
 * image from the device. Errors are detected and displayed
 * if they occur.
 */ NVOpen()
{ register int Err;
  NV_Internal *NvMon = (NV_Internal *) NvMonAddr();
  unsigned long NvMonSiz = NvMonSize();
  unsigned long NvMonOff = NvMonOffset();
  unsigned long NvHkOff = NvHkOffset();
  NVOp(NV_OP_OPEN, &HKFields, sizeof(NV_HkDefined) , NvHkOff);
// NV.c: This file contains the functions necessary to read, write and configure the 2Bc64 EEPROM.
// The functions defined in this module are listed below:
//
// * nv recall():
// * nv_store(): included to provide compatibility with NVRAM.

#include "Bug.h"
#include "Board.h"
#include "NVMonDefs.h"

/* NV.c: This file contains functions necessary to read, write and configure the 2Bc64 EEPROM.
 * The functions defined in this module are listed below:
 * - nv_recall()
 * - nv_store()
 * - NVRMaxNbrWrites()  
 * - NvHkOffset()  
 * - NvMonOffset()  
 * - NvMonSize()  
 * - NvMonAddr()  
 * - NVRarnAcc()  
 *
 * NOTE: This file contains several functions that allow compatibility 
 * with NVRAM that requires store and recall operations.
 */

extern NV_HkDefined HkFields;
extern NV_MonDef NVMonDef;

/* nv_recall(): included to provide compatability with NVRAM. */

if (Mode == READ) {
    return(*NVRead);
} else {
    IsSame = TRUE;
    NVRead = NVWrite = (unsigned char *) (NV_BASE + (NV_SPACING * Cnt));
    if (Mode == READ) {
        return(*NVRead);
    } else {
        /* Write; scan page for changes. If none return */
        for (i = 0; i < NV_PAGE_SIZE; i++) {
            if (*NVRead != *Val[i])
            /* No Recall for EEPROM */
            return(NV_MAX_NBR_WRITES);
        }
    }
    if (IsSame == TRUE) {
        return;
    } else {
        IsSame = TRUE;
    }
    if (Mode == READ) {
        return(*NVRead);
    } else {
        /* Write; scan page for changes. If none return */
        for (i = 0; i < NV_PAGE_SIZE; i++) {
            if (*NVRead != *Val[i])
            /* No Store for EEPROM */
            return(NV_MAX_NBR_WRITES);
        }
    }
}
IsSame = FALSE;
break;
}
NVRead += NV_SPACING;
if (IsSame) {
    return(NV_PAGE_SIZE);  /* If no changes then return */
}
/* write page to EEPROM */
for (i = 0; i < NV_PAGE_SIZE; i++) {
    AtomicModify(NVWrite, 0xFF, Val[i]);
    NVWrite += NV_SPACING;
}  /* Repeatedly attempt to verify */
for (j = 0; j < 0x1000; j++) {
    NVRead = (unsigned char *) (NV_BASE + (NV_SPACING * Cnt));
    IsSame = TRUE;
    for (i = 0; i < NV_PAGE_SIZE; i++) {
        if (*NVRead != Val[i]) {
            IsSame = FALSE;
        }
        NVRead += NV_SPACING;
    }
    if (IsSame) {
        return(NV_PAGE_SIZE);
    }
}
return(NV_PAGE_SIZE);
Appendix C

80960CA and 82596CA Implementation Notes and Errata

C.1 80960CA

There are currently two versions of the 80960CA CPU (location U100): the A4 and the newer B1.

The package marking on the CPU includes designation of the 80960CA version, as shown in Table C-1.

<table>
<thead>
<tr>
<th>Part Description</th>
<th>Version</th>
<th>Package Markings</th>
</tr>
</thead>
<tbody>
<tr>
<td>80960CA-33MHz</td>
<td>A4</td>
<td>Q 8231 or S V743</td>
</tr>
<tr>
<td>80960CA-25MHz</td>
<td>A4</td>
<td>S V595</td>
</tr>
<tr>
<td>80960CA-33MHz</td>
<td>B1</td>
<td>Q 8264 or S V735</td>
</tr>
<tr>
<td>80960CA-25MHz</td>
<td>B1</td>
<td>S V734</td>
</tr>
</tbody>
</table>

This document contains a list of functions that are either not fully implemented or do not function as originally documented for both 80960CA versions. In some instances, workaround solutions are suggested.

The details of 80960CA versions have been provided by Intel Corporation for Heurikon customers only and must remain confidential.

Main Differences between A4 and B1:

One of the main differences between the A4 step and the B1 step of the 80960CA is the addition of a "backoff" mechanism (similar to the one used on the 82596CA) that allows the HK80/V960E to recover correctly from VMEbus collisions. A collision could result when an HK80/V960E request for the VMEbus, via either the 80960CA or the 82596CA, occurs simultaneously with a VMEbus slave access to the
HK80/V960E. An HK80/V960E equipped with the A4 step of the 80960CA does not manage VMEbus collisions because the A4 step has no backoff mechanism. If a collision occurs, a deadlock usually results and the HK80/V960E hangs. This is not a problem in the B1 step of the 80960CA.

Using a 14-pin transition connector on J2:

If a 14-pin transition connector is used on J2 (the front panel interface), it might need to be trimmed slightly on the right side because the POOCENO PAL is so close. We can provide cable-connector assemblies that work properly with J2. The problem will be fixed in the next board revision.

C.1.1 80960CA Step A4

C.1.1.1 Type A Errata — Features That Are Not Implemented

Erratum A-1 — One-X Clock Mode Not Implemented

The one-x input mode for CLKIN is not implemented. The CLKMODE pin must be left unconnected, or must be grounded at all times for proper operation of A-0 material (in the two-x mode). When the one-x mode is implemented, it will be enabled by pulling CLKMODE high at all times.

Erratum A-2 — DMA Modes and Alignment Restrictions

The DMA modes supporting 8 to 16 (mode 1) and 16 to 8 (mode 4) were not implemented. These two modes cannot be used. The absence of these modes also places alignment constraints on other modes. These constraints are as follows:

<table>
<thead>
<tr>
<th>TRANSFER TYPE</th>
<th>CONSTRAINT</th>
</tr>
</thead>
<tbody>
<tr>
<td>1H 8 to 16</td>
<td>Not Implemented</td>
</tr>
<tr>
<td>4H 16 to 8</td>
<td>Not Implemented</td>
</tr>
<tr>
<td>5H 16 to 16</td>
<td>For synchronized transfers, the source and destination addresses must be 16-bit aligned, and the byte count must be an even number of bytes. Block transfers are not affected.</td>
</tr>
</tbody>
</table>
Source-synchronized transfers must have 16-bit aligned source and destination addresses, and the byte count must specify an even number of bytes. Destination-synchronized transfers must have 32-bit aligned destination addresses, and the byte count must specify a multiple of 4 bytes. For block transfers, the DMA controller will perform the transfers as documented, with the exception that 8- to 8-bit transfers will be used to handle unaligned cases where the DMA should use 16- to 8-, or 8- to 16-bit transfers.

Destination-synchronized transfers must have 16-bit aligned source and destination addresses, and the byte count must specify an even number of bytes. Source-synchronized transfers must have 32-bit aligned source and 16-bit aligned destination addresses, and the byte count must specify a multiple of 4 bytes. For block transfers, the DMA controller will perform the transfers as documented, with the exception that 8- to 8-bit transfers will be used to handle unaligned cases where the DMA should use 16- to 8-, or 8- to 16-bit transfers.

Erratum A-3 — Locked Cache Not Implemented

The feature which allows interrupt routines to be locked into the instruction cache was not implemented. On the A-0 material, only the interrupt entry type 002 is supported.

Erratum A-4 — Self-Test Not Implemented

The internal self-test feature is not implemented. The processor does perform the external bus confidence test, but no specific internal self-testing is performed, regardless of the STEST pin setting. Even without a special self-test routine, approximately 50% of the processor's internal nodes toggle during the execution of the bus confidence test and the other initialization activity.

Erratum B-1 — Instructions

a. **balx and bx are One Clock Slow.** The balx and bx instructions are one clock slower than documented in the first edition of the user manual. The user's manual will be changed to reflect this.

b. **calls Followed by Conditional Instruction.** A conditional instruction that immediately follows a calls will execute based upon the condition code state prior to the call. During proper operation the conditional instruction would execute based upon the state of the condition codes as
modified by the called procedure. Place two nops after calls instructions as a workaround if needed. Since this situation is pathological, the assembler does not emit an automatic workaround.

c. **callx Frame Spills.** If a callx using the \((reg1)[reg2*scale]\) or \(disp (reg1)[reg2*scale]\) addressing modes causes a frame spill, the processor will malfunction. Insert a call to a dummy procedure, or insert a flushreg instruction prior to such callx instructions. The linker which supports the 80960CA warns of these callx occurrences.

d. **shrdi with fixup.** When execution of the shrdi instruction requires dividend fixup, and the shrdi is followed immediately by a micro-flow instruction, the processor will hang up. The ASM960 which supports the 80960CA will insert two nops after all shrdi instructions.

e. **Zero-Divide on Remainder and Modulo Instructions.** A divide-by-zero fault on remi, remo and modi instructions could cause the processor to hang up. The ASM960 which supports the 80960CA contains a switch which inserts a workaround for this condition. When these instructions are encountered, a cmp*, faulte sequence is inserted to detect for zero division.

f. **Micro-Flow Branch Target after Unaligned Access.** The processor will malfunction when executing the following sequence of instructions:

- unaligned memory reference
- RISC branch (Machine Type C)
- to a Micro-flow MEM-format instruction (Machine Type •).

The ASM960 which supports the 80960CA detects branch targets of machine type • and inserts a nop between the branch target label and the branch target.

g. **Overflow Flag.** When an overflow occurs on a divi instruction but the integer overflow fault is disabled, the integer overflow flag in the Arithmetic Controls Register is not set. When an overflow occurs on an addi, shli, stib, stis or mull instruction, but the integer overflow fault is disabled, the integer overflow flag may not be set. The flag will not be set if a microcoded instruction accessing the arithmetic controls register (AC) is executed prior to the completion of the overflowing instruction (6 clocks for mull, 2 clocks for others). During proper operation, the overflow flag should be set on integer overflows when the integer overflow fault is disabled.

h. Replaced the next description.

i. **Current RIP is r2, not on stack.** During proper operation, the return instruction pointer (RIP) for the currently active procedure is located in the register save area of the previous stack frame. To speed return operations, the
processor caches the current RIP in r2 of the active register set. However, the processor uses this cached RIP as the return pointer for every return operation. Hence, modifying the RIP in the previous stack frame, even after a flushreg, does not change the location to which the next ret will return. Programs which modify the current RIP must (1) execute a flushreg, (2) perform a call, a procedure which modifies the desired RIP in memory, and (3) execute a ret. Since the procedure called in step 2 will not be modifying its current RIP, the modified memory-based RIP will be that cached by the processor during the return operation in step 3. During proper operation, modification of any previous stack frame contents, following a flushreg would properly take effect on the subsequent return operations.

This workaround is architecturally compatible and will be portable across 80960 implementations. There is, however, a faster workaround which will not be portable. THE FOLLOWING WORKAROUND MAY NOT WORK ON FUTURE STEPPINGS OF THE CHIP, AND WILL NOT EXECUTE CORRECTLY ON ANY OTHER 80960 IMPLEMENTATIONS. When a program desires to modify the current RIP, the program may modify the upper 30 bits of register r2 to the desired new RIP value, while preserving the values of the least significant two bits of the register. A flushreg is not required.

j. **Link Pointers and RIPS.** The processor may erroneously set one or both of the two least significant bits of a branch_and_link link pointer, and the two least significant bits of any return pointer (RIP). During proper operation these bits are always zero. Since the processor ignores these bits when the values are used by control instructions, link pointers and RIPS may be used directly by branches and calls. However, using a link pointer or RIP as a component of an effective address for memory operations will not work properly. For this version of the chip, copy the desired link pointer and clear the last two bits of the copy for use as a memory address of a load, store or atomic memory reference.

k. **Returning to user mode.** When a supervisor procedure returns to the user mode procedure which called it, the processor does not switch back to user mode. The stack switch back to the procedure stack from the supervisor stack occurs correctly, but the processor is left in supervisor mode. To work around this problem, create a dummy user-mode system procedure which calls the desired supervisor-mode system procedure with a calls. Upon return from the supervisor procedure, the dummy procedure should then set the processor back to user mode before returning. The workaround flows as follows.
User-mode caller \(\rightarrow\) calls \(\rightarrow\) User Mode System Procedure

\[
\begin{align*}
\text{continue} & \quad \text{calls Desired_proc} \quad \text{calls} \quad \text{Desired_proc} \\
\text{set user mode} & \quad \ldots \\
\text{using modpc} & \quad \ldots \\
\text{ret} & \quad \text{ret}
\end{align*}
\]

**FIGURE C-1. Erratum B-2-k workaround**

1. **ld, ldl, ldt, ldq Followed by a frame spill.** If load multiple instruction (ldl, ldt, ldq) is immediately followed by a call or an interrupt which forces a frame spill, the load will properly take place, but the registers which were the destination of the load will remain "scoreboarded". When this happens, the processor will hang at the first instruction that attempts to access these registers. If an ld instruction is executed and a frame spill occurs, the data in the destination register MAY be corrupted. There is no simple workaround relative to this particular problem other than to suggest that the user frequently flush the internally cached registers to insure that frame spills won't occur.

**Erratum B-2 — Bus Controller**

a. **LOCK# Deasserts Early.** The LOCK# pin will deassert one clock prior to the last ADS# of a sequence of atomic access. During proper operation, the pin should deassert after the last ASD# of a sequence of atomic accesses.

b. **Pipelined Region Limitation.** Each pipelined region which has burst enabled must have Ready Control disabled in that region. During proper operation, the ready pins would be ignored during reads in a pipelined region, but could be used in a write to a pipelined region.

c. **Region 0 Initialization.** The control table specified in the PRCB must contain the memory region configuration for region 15 in both the MCON0 and MCON15 entries. If the user desires a memory configuration for region 0 which is different from that for region 15, the user's initialization routine must reprogram the bus controller before accessing region 0. During proper operation, the control table pointed to by the PRCB would contain the accurate region 0 configuration in MCON0.

d. **Fixed on A-4 stepping.**

e. **Back-to-back accesses.** When two unaligned memory accesses of different types (e.g., unaligned LDQ followed by unaligned LDL) are executed back-to-back out of the instruction cache, an error may occur.
f. **Pipelined Fetches.** A two clock delay is encountered in a region programmed for pipelined accesses. This delay is only encountered for instruction fetches, not for loads or stores. The expected operation for a pipelined fetch is as follows (A = Address; D = Data):

```
  ADDDD
  ADDDD
  ADDDD
```

However, the A4-stepping of the 80960CA performs a pipelined access as follows:

```
  ADDDD  
  X X ADDDD
  X X ADDD
```

This, of course, reduces the bandwidth of the pipelined bus.

g. **Burst Fetches.** A one clock delay is encountered in a region programmed for burst access. This delay is only encountered for instruction fetches, not for loads or stores. The expected operation for a burst fetch is as follows (A = Address; D = Data):

```
  ADDDDAADDAA
```

However, the A4-stepping of the 80960CA performs a burst fetch as follows:

```
  ADDDXADDDXADDD
```

This, of course, also reduces the bandwidth of the pipelined bus.

**Erratum B-3 — Instruction Cache**

a. **Cache Disable Mode.** The cache disable configuration of the instruction cache turns off most, but not all, of the cache. When disabled, the cache will still cache two lines (16 words) of instructions. During proper operation, the entire cache would be disabled.

b. **Cache Flushing** The `sysctl` command to invalidate the instruction cache does not work. Furthermore, a `sysctl` reinitialize command does not flush the instruction cache as part of the software reset sequence. To invalidate the instruction cache, call a permanently located procedure longer than 256 words.

c. **Cache Control Initialization.** Although the instruction cache is successfully invalidated by a hardware chip reset, the cache replacement logic does not reset in a deterministic fashion. This makes it impossible to synchronously reset two processors to run in lock-step using only the `RESET#` pin. A possible workaround would be to have initialization routines in each processor perform a
cache flush as described above, then issue an external read to a fixed address, allowing external hardware to synchronize the processors.

Erratum B-4 — Register Cache

a. Local Register Cache Size. Programming a register cache size of 0 causes 15 sets to be allocated. During proper operation, the register cache should be disabled by programming 0 frames.

Erratum B-5 — DMA

a. Temporary Lockout Condition. The DMA controller could be frozen out by a user program which continually issues one-clock MEM-side instructions every clock. For example, a program which swamps the MEM-side of the processor with lda instructions could delay the DMA controller by as long as the longest uninterrupted sequence of ldas. This situation is rare for general code. For highly optimized code, the DMA delay could range from just a few clocks to the length of the optimized loop. There is no generally acceptable workaround. During proper operation, the user's program would not lock out the DMA.

b. On-chip Data RAM as a Source. The DMA will lock up if the source for a channel is in the internal data RAM. The DMA operates properly if only the destination is in internal data RAM. During proper operation, either the source or destination (or both) of a DMA transfer could be in data RAM.

c. DACK3:0#. The DACK3:0# pin associated with an access will stay active during Nxda cycles. During proper operation, the DACKx# pin which is asserted during a cycle would go high (inactive) during Nxda clocks. In addition, when a DMA-related bus transfer is pipelined with the following bus transfer, the DACKx# associated with the access will go high when the pipelined address for the next transfer appears. During proper operation, the DACKx# pin should go high after the last data cycle of the DMA transfer.

d. Data Chaining Fly-by. Fly-by transfers do not operate properly when data-chained. As a result, data chaining fly-by DMA transfers is not supported on this version of the chip.

e. Data Chaining Alignment. When chaining with the 16-32 and 32-16 bit modes, the source address and destination addresses must be aligned to the source and destination widths, respectively. During proper operation, there would be no such requirement.

f. Byte Count and EOP#. When an 8-32 or 16-32 bit destination synchronized demand transfer is terminated by an EOP# input, the final byte count will be less than the actual byte count by exactly 4 bytes. Source synchronized transfers
provide a correct byte count when terminated with an EOP# input. During proper operation, the byte count would reflect the actual number of bytes actually written to the destination when destination synchronized.

g. **EOP during 8-32 bit transfers.*** If an EOP occurs during the last cycle of an 8-32 DMA transfer, the final byte(s) may be stored in consecutive destination addresses. This will only occur if the last word cannot be stored to a word aligned address.

h. **Corrupted 16 bit transfers.** 16-32, 32-16 and 16-16 bit transfers may corrupt data when buffers are not aligned to the "natural" boundaries while in the chaining mode.

i. **EOP/TC too early.** When programmed as an output the EOP/TC pin can potentially be asserted before the last DACK. This can only occur when the DMA channel is programmed in the DSDEM or destination synchronized demand transfer mode.

Erratum B-6 — Interrupts

a. **Temporary Lockout Condition.** No interrupt will be serviced between two back-to-back instructions which are micro-flows (Machine type = •). RISC nop instructions could be inserted between long micro-flow instructions (e.g., flushreg, sysctl) to reduce the spot interrupt latency; however, there is no generally acceptable workaround.

b. **One Software Interrupt Per Priority.** When the processor services an interrupt which was posted with the **sysctl** instruction, it clears the correct pending priority bit in the interrupt table without checking the associated pending priorities field for other interrupts. As a result, any other software posted interrupts which are also pending at the same priority level are lost. External interrupt requests are not affected. One workaround is to post no more than one interrupt per priority level with the **sysctl** instruction. If more than one software-interrupt per priority level is required, a software interrupt handler could check the pending interrupt bits associated with its priority, and repost remaining interrupts using the **sysctl** instruction.

c. "**Posting**" Priority Zero. When the **sysctl** instruction is used to post a priority zero interrupt, the processor does not check all memory-based pending interrupt bits. Under normal operation, posting a priority zero interrupt should cause the processor to check the entire pending interrupt portion of the interrupt table for interrupts. This deviation is bothersome for multiprocessor applications. There is no general workaround. Workarounds will be application specific.

d. **Inoperative Mask Saving.** The interrupt controller option which governs the handling of the interrupt mask must be set to 002, disabling special mask handling. If any other
option is specified the interrupt mask will be cleared during an interrupt service and its proper value will be lost. If a workaround is required, interrupt handlers may save and clear the interrupt mask upon entry. However, the absence of the mask saving options precludes the use of a level sensitive priority 31 interrupt. All priority 31 interrupts must be edge sensitive in this version of the chip. During proper operation, the interrupt mask handling options should allow the user to specify what is done to the interrupt mask as an automatic part of processor interrupt handling.

e. **Pending Field Consistency Required.** If, when reading the memory-based pending interrupts field of the interrupt table, the processor detects a mismatch between the pending priorities field and the pending interrupt field, processor state will be corrupted. This mismatch can occur if an external agent only half-posts an interrupt by setting a bit in the pending priorities field without setting a bit in the associated pending interrupts field. Proper enforcement of locked atomic accesses among multiple agents should prevent this situation.

f. **DMA and interrupts.** The DMA suspension option for interrupt handling must be selected. If the DMA is not suspended during interrupt context switches, the processor could cease to operate properly.

g. **NMI Lockout.** If the NMI interrupt handler does a software reset, all future interrupts will be locked out. The only workaround is not to do a software reset while handling an NMI interrupt.

**Erratum B-7 — Faults**

a. **Unaligned.** Although the processor correctly performs unaligned memory accesses when the unaligned fault is disabled, the processor will hang up if an unaligned access occurs when the fault is enabled. During proper operation, a fault should be generated when an unaligned memory access is issued and the unaligned fault is enabled.

b. **Invalid Opcode in the User Mode.** An instruction which faults due to an invalid opcode may also cause an sfr protection fault. During proper operation, only the invalid opcode fault would be generated.

c. **Trace Controls on a return.** On a return from a non-trace fault handler to a user mode procedure, the Trace Controls Register (TC) is restored to its value prior to the fault. As a result, any modification of TC by a non-trace fault handler will be lost when the handler is returning to a user mode program. Furthermore, the TC event bits are automatically cleared during every return from a trace-fault handler. During normal operation the TC would not be altered by a return from a fault handler.
d. **Trace Faults on Faults and Interrupts.** A Trace Fault will not be taken after an implicit call even if Call Trace is enabled. To regain implicit call trace, place fmark instructions at the beginning of each fault handler. (Interrupts are not expected to generate implicit call faults. Neither K-series nor C-series processors do so.)

e. **Data Address Breakpoint Fault.** When a Data Address breakpoint fault occurs on a callx, or any call with a frame flush, the return IP (RIP) reported will be that of the call. The RIP should point to the first instruction of the called procedure. The trace fault handler must detect this condition and adjust the RIP before returning.

f. **sysct1 and Faults.** No fault is generated when an unimplemented message is specified as an operand of the sysct1 instruction. During proper operation, an operation operand fault should be generated.

g. **Fault which shouldn't.** An instruction fetch from the on-chip data RAM will cause an operation-unimplemented fault even if the fetched data was not executed. During proper operation, this fault should only be generated if the processor attempts to execute data which was fetched from the data RAM.

h. **Data Address Breakpoints on stacks and tables.** If a data address breakpoint occurs on a memory access associated with the processor's interrupt or fault context switches, or execution of a calls instruction, the fault may not be signaled. If it is signaled, the associated fault record may be incorrect and the Trace Controls Register (TC) may be trashed. During proper operation, the data address breakpoint fault would be signaled after completion of all operations associated with these microcoded sequences. For this version of the silicon, it is recommended that data address breakpoints not be set on the system procedure table, fault table, interrupt table, or stack locations which will contain interrupt records or fault records.

i. **Pre-return Trace.** When a pre-return trace event occurs, a return trace is also signaled even if return trace was not enabled. The return trace event bit in the trace controls is erroneously set and the sub-type field of the fault record correctly reports a pre-return trace and incorrectly reports a return trace event. During proper operation, the TC event flags are only set if the associated TC mode is enabled.

j. **Call trace on calls.** A calls instruction currently signals both a supervisor trace event and a call trace event, even if the call is a local (non-supervisor) call. During proper operation, a system call (calls) should always signal a call event. The instruction should also signal a supervisor trace event if the system call is a supervisor call from user mode.
k. **Trace Control Event Bits.** The `modtc` instruction does not allow modification of the breakpoint event bits in the Trace Controls Register (TC). During proper operation, all event bits are open to modification by a `modtc` instruction.

l. **No Unimplemented sfr fault.** The processor does not signal a fault when the program attempts to access an unimplemented special function register. During proper operation a fault should be signaled.

m. **Trace Fault stack problem.** When a trace fault handler is serviced without a stack change, and the stack pointer (SP) prior to the fault is greater than FP+64 and is quad-word aligned, the processor clobbers the last word on the stack during the fault context switch. This condition occurs when a user mode trace fault handler is invoked when the processor is executing in user mode, and when a supervisor mode fault handler is invoked when the processor is executing in supervisor mode. The condition cannot occur when a supervisor mode fault handler is invoked when the processor is executing user mode code.

n. **Protection faults and Data RAM.** During proper operation, a user-mode attempt to write to protected data RAM should fault while attempts to read the data RAM are allowed even if protected. Supervisor mode programs may freely read and write any data RAM, protected or not. The first 256 bytes of data RAM are always protected while the remainder of the data RAM is optionally protected. The current version of the device operates as follows:

### TABLE C-2
**Erratum B-7-n — Current device operation**

<table>
<thead>
<tr>
<th>Address</th>
<th>Protected?</th>
<th>User-Mode Read</th>
<th>User-Mode Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>0H-0FFH</td>
<td>Always</td>
<td>Faults, but shouldn't</td>
<td>Faults</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Read completes</td>
<td>Write blocked</td>
</tr>
<tr>
<td>100H-3FFH</td>
<td>No</td>
<td>No fault</td>
<td>No fault</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Read completes</td>
<td>Write wrongly blocked</td>
</tr>
<tr>
<td></td>
<td>Yes</td>
<td>Faults, but shouldn't</td>
<td>Faults</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Read Completes</td>
<td>Write blocked</td>
</tr>
</tbody>
</table>

Supervisor reads and writes of any data RAM complete correctly with no faults.

o. **Fault Type and Subtype errata.** Table C-3 lists the errant fault types and subtypes generated by this version of the device and the types and subtypes which should be generated during proper operation. Fault types or subtypes not listed are properly generated by this version of the device.
TABLE C-3  
Errant and correct fault types and subtypes

<table>
<thead>
<tr>
<th>Condition</th>
<th>Fault Generated</th>
<th>Correct Fault</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unaligned memory access</td>
<td>Operation-implemented</td>
<td>Operation — unaligned</td>
</tr>
<tr>
<td>Attempt to execute from on-chip RAM</td>
<td>Type-mismatch</td>
<td>Operation — unimplemented</td>
</tr>
<tr>
<td>Reference to unimplemented sfr</td>
<td>None</td>
<td>Operation — unimplemented</td>
</tr>
<tr>
<td>Invalid sysctl message</td>
<td>None</td>
<td>Operation — invalid operand</td>
</tr>
<tr>
<td>Protected RAM write in user mode</td>
<td>Type-mismatch</td>
<td>Protection — page rights</td>
</tr>
<tr>
<td>Protection-length</td>
<td>Subtype bit 0</td>
<td>Subtype bit 1</td>
</tr>
</tbody>
</table>

Erratum B-8 — Parallel Faults

Parallel faults exhibit unexpected operation when the following conditions occur and the processor is executing with the NIF bit cleared. When the NIF bit is set, parallel fault conditions will not occur (except item e).

a. **Lost Branch Trace.** When branch trace is enabled, and a branch executes in parallel with another instruction that causes a non-trace fault, the branch trace fault will not be seen. During proper operation, both faults would be reported at once with a parallel fault.

b. **Two Faults, not One: Parallel Branch.** When branch trace is enabled, and a branch executes in parallel with another instruction that causes a breakpoint trace fault, the branch trace fault will be seen after the breakpoint trace fault. During proper operation, both faults would be reported at once with a parallel fault.

c. **Two Faults, not One: Parallel R-M.** If a REG-side and a MEM-side instruction are issued in parallel, and there is an IP breakpoint set on the REG instruction, any fault arising from the MEM instruction will be seen prior to the breakpoint fault. During proper operation, all faults for both instructions should be reported in a single parallel fault record.

d. **Invalid Fault Record.** If both a zero-divide fault and an integer overflow fault from a multiply are reported in the same parallel fault record, the IP of the faulting multiply instruction and its associated fault record will be invalid. This situation occurs if an instruction which will cause a zero-divide fault is issued before the fault from a prior multiply is signaled. During proper operation, both faults would be correctly reported in a parallel fault record.

e. **Parallel Faults in NIF Mode.** When NIF is set: If a REG-side and MEM-side instruction could have been issued in parallel, all faults arising from the REG instruction and the MEM
instruction are reported in a single parallel fault record. During proper operation, the faults related to the two instructions would be reported through two faults, with the REG-related fault first.

C.1.2 80960CA Step B1

C.1.2.1 Type A Errata — Anomalies That Have Serious Consequences

None identified.

C.1.2.2 Type B Errata — Anomalies That Have Performance/Specification Implications

Erratum B-1 — Bus Controller

a. Pipelined Fetches. A two clock delay is encountered in a region programmed for pipelined accesses. This delay is only encountered for instruction fetches, not for loads or stores. The expected operation for a pipelined fetch is as follows (A = Address; D = Data):

\[
\begin{array}{c}
A D D D D \\
A D D D D \\
A D D D D \\
\end{array}
\]

However, the B-stepping of the 80960CA performs a pipelined access as follows:

\[
\begin{array}{c}
A D D D D \\
X X A D D D D \\
X X A D D D \\
\end{array}
\]

This, of course, reduces the bandwidth of the pipelined bus.

b. Burst Fetches. A one clock delay is encountered in a region programmed for burst access. This delay is only encountered for instruction fetches, not for loads or stores. The expected operation for a burst fetch is as follows (A = Address; D = Data):

\[
\begin{array}{c}
A D D D D A D D D D A D D D D \\
\end{array}
\]

However, the B-stepping of the 80960CA performs a burst fetch as follows:

\[
\begin{array}{c}
A D D D D X A D D D D X A D D D D \\
\end{array}
\]

This, of course, also reduces the bandwidth of the pipelined bus.
Erratum B-2 — Reset Related

a. Self-Test Implementation Flaw. Unlike the A-stepping, the B-stepping does implement the self-test feature. However, a microcode flaw prevents it from being properly used. In order for the processor to initialize, you will need to tie STEST low (pin B02).

C.1.2.3 Type C Errata — Anomalies That Have Definitional Implications

Erratum C-1 — Instruction Cache

a. Cache Disable Mode. When the instruction cache is disabled, two cache lines (16 words) of the cache remain enabled. These two lines are not part of the 1024 byte cache, but they are more or less a cache queue. Given the burst and pipelining capability of the 80960CA's bus, disabling the entire cache is a relatively difficult task. We would appreciate feedback relative to addressing this problem.

Erratum C-2 — Register Cache

a. Local Register Cache Size. Programming a register cache size of 0 causes 15 sets to be allocated. During proper operation, the register cache should be disabled by programming 0 frames.

Erratum C-3 — Faults

a. Data Address Breakpoint Fault. When a Data Address breakpoint fault occurs on a callx, or any call with a frame flush, the return IP (RIP) reported will be that of the call. The architecture states that the RIP should point to the first instruction of the called procedure. The trace fault handler must detect this condition and adjust the RIP before returning.

b. Data Address Breakpoints on stacks and tables. If a data address breakpoint occurs on a memory access associated with the processor's interrupt or fault context switches, or execution of a calls instruction, the fault may not be signaled. If it is signaled, the associated fault record may be incorrect and the Trace Controls Register (TC) may be corrupted. During proper operation, the data address breakpoint fault would be signaled after completion of all operations associated with these microcoded sequences. For this version of the silicon, it is recommended that data address breakpoints not be set on the system procedure table, fault table, interrupt table, or stack locations which will contain interrupt records or fault records.
Erratum C-4 — Bus Controller

a. Pipelined Region Limitation. Each pipelined region which has burst enabled must have Ready Control disabled in that region. During proper operation, the ready pins would be ignored during reads in a pipelined region, but could be used in a write to a pipelined region.

C.2 82596CA

The details of 82596CA versions have been provided by Intel Corporation for Heurikon customers only and must remain confidential.

C.2.1 Erratum 1 — FIFO Operation Failure Region

Description: Corrected in the 82596A-1 stepping.

C.2.2 Erratum 2 — Truncated Frame on Transmit

Description: If CRS# deasserts (resulting from the end of a receive) during a 29-system-clock window that occurs near the time of the 82596 Transmit Command Block structure bus accesses, then the 82596 can transmit a truncated frame. The problem only occurs when all the following conditions are true.

- When using the Flexible Data Structure for transmit.
- The byte count in the transmit command block is greater than zero.
- The receive unit of the 82596 is receiving a frame with a destination address matching the 82596 address.
- A Transmit command is currently processing.

The 82596 will append an apparently correct CRC even if the truncation occurs. The receiving station will receive the frame without detecting a CRC error.

Consequences: If the receiving station does not compare the number of bytes received with the length field within the frame, the missing bytes can cause errors that will propagate to the upper layers of software.

Solutions:

Solution 1 When using the Flexible data structures, the byte count in the Transmit Command Block should be set to less than 54
Appendix — 80960CA and 82596CA Implementation Notes and Errata

C.2.3 Solution 2

Use 82586-compatible or simplified data structures.

---

**Erratum 3 — Receive Unit (RU) Start When RU Active**

**Description:** If the Receive Unit (RU) is in the ready state, and an RU Start command is attempted, there is a small time-window in which the Receive Frame Descriptor list will be linked incorrectly. The state of the Receive Unit can be found in the RUS field of the System Control Block (SCB) Status word. An RU Start command is performed through the RUC field of the SCB Command word. The SCB Status and Control words are shown in Figure C-2.

**Command Word**

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACK</td>
<td>0</td>
<td>CUC</td>
<td>RE</td>
<td>RUC</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**Status Word**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>09</th>
<th>08</th>
<th>07</th>
<th>06</th>
<th>05</th>
<th>04</th>
<th>03</th>
<th>02</th>
<th>01</th>
<th>00</th>
</tr>
</thead>
<tbody>
<tr>
<td>STAT</td>
<td>0</td>
<td>CUS</td>
<td>RUS</td>
<td>T</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**FIGURE C-2. Erratum 3 system control block status and control words**

**Consequences:** Incorrectly linking the Receive Frame Descriptors or Receive Buffer lists can cause lost or corrupted data in the receiving system.

**Solution:** Before attempting an RU Start command through the RUC field, check the RU Status bits. If the status field indicates Ready (100 in 82586 Mode or x100 in 32-bit Segmented and Linear Modes) the 82596 receive operation should be suspended or aborted before attempting the RU Start. The 3-bit RUC field in the Command word is used to perform the Suspend (011) or Abort (100) commands.
Descrition: If the Command Unit (CU) is in the Suspended state when a CU Abort command is issued, then a spurious write operation is performed after the CU is next started. This extra operation writes a 0 to the Busy bit of the prefetched Command Block (CB) of the previously aborted Command Block List (CBL). The Busy bit was already set to 0 by the CU Abort command. If no CB was prefetched before the CU Abort command, or if a CU Resume command is performed before the CU Abort command, the extra write operations will not occur.

The state of the 82596's Command Unit can be found in the CUS field of the System Control Block (SCB) Status word. A CU Start command is performed through the CUC field of the SCB Command Word. The SCB Status and Control words are shown in Figure C-3.

**FIGURE C-3.** Erratum 4 system control block status and control words

Solutions: The second clearing of the Busy bit in the prefetched Command Block (CB) can cause a data corruption, but only if the memory space corresponding to that prefetched Command Block is allocated for some other purpose during the time after the CU Abort but before the next CU Start command. Another possible error can occur if the Command Unit is started with the previously prefetched Command Block as the start of the new Command Block List. If the software examines the status of the Busy bit, it can seem to go inactive before the 82596 has actually completed the command.

Solution 1 Before attempting a CU Suspend command or setting the S bit in a CB, a software flag should be set. Before attempting
a CU Abort command, the software flag should be checked. If it is set, the following procedure should be completed before any CBs are designated as available for reprocessing.

1. Generate the CU Abort command.

2. Load the CBL Offset field in the SCB with the address of a NOP CB with its EL bit set.

3. Generate a CU Start command.

4. Reprocess CB.

**Solution 2**

The CU status should be checked before attempting a CU Abort command. If the CU is in the Suspended state, a CU Resume command should be performed before the CU Abort. This will result in the completion of one or more CB after the suspended CB.

**C.2.5 Erratum 5 — Revision of SCP Bit Values**

**Description:**

Bits 0 through 15 (at byte ADR and ADR + 1) of the SCP should be set to zero and bit six of the Sysbus byte should be set to a one. If these bits are not set then the 82596 can fail to function properly.

<table>
<thead>
<tr>
<th>31</th>
<th>24</th>
<th>23</th>
<th>16</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>xxxx xxxx</td>
<td>SYSBUS</td>
<td>0000 0000</td>
<td>0000 0000</td>
<td>ADR</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>xxxx xxxx</td>
<td>xxxx xxxx</td>
<td>xxxx xxxx</td>
<td>xxxx xxxx</td>
<td>ADR + 4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AAAA AAAA</td>
<td>ISCP ADDRESS</td>
<td>ADR + 8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**FIGURE C-4. Erratum 5 SCP values**

Byte (AAAA AAAA) is defined as not checked in 82586-Compatible mode and is used as A31-A24 in the 32-bit Segmented and Linear modes.

The bits marked x are defined as not checked in 82586-Compatible mode and as zero in all other modes.
### Regional Sales Representatives

**NORTHEAST REGION**

<table>
<thead>
<tr>
<th>Region</th>
<th>Company</th>
<th>Address</th>
<th>Phone</th>
<th>Fax</th>
</tr>
</thead>
<tbody>
<tr>
<td>CT, DE, ME, MA, NH, NJ, NY, Eastern VT and VT</td>
<td>Daner-Hayes, Inc.</td>
<td>62 West Plain Street, Wayland, MA 01778</td>
<td>(508) 655-0888</td>
<td>(508) 655-0939</td>
</tr>
<tr>
<td>IN, KY, MI, OH, Western PA and WV</td>
<td>Systems Components, Inc.</td>
<td>1327 Jones, Suite 104, Ann Arbor, MI 48105</td>
<td>(313) 930-1800</td>
<td>(313) 930-1803</td>
</tr>
</tbody>
</table>

**SOUTHEAST REGION**

<table>
<thead>
<tr>
<th>Region</th>
<th>Company</th>
<th>Address</th>
<th>Phone</th>
<th>Fax</th>
</tr>
</thead>
<tbody>
<tr>
<td>MD, VA and Washington, DC</td>
<td>Spectro Associates</td>
<td>1107 Nelson Street, #203, Rockville, MD 20850</td>
<td>(301) 294-9770</td>
<td>(301) 294-9772</td>
</tr>
</tbody>
</table>

**WESTERN REGION**

<table>
<thead>
<tr>
<th>Region</th>
<th>Company</th>
<th>Address</th>
<th>Phone</th>
<th>Fax</th>
</tr>
</thead>
<tbody>
<tr>
<td>AZ, CO, NV, NM and UT</td>
<td>Compware Marketing</td>
<td>100 Arapahoe Ave, Suite 7, Boulder, CO 80302</td>
<td>(303) 786-7045</td>
<td>(303) 786-7047</td>
</tr>
<tr>
<td>ID, MT, OR, WA, WY and Canada (Alberta and British Columbia)</td>
<td>Electronic Component Sales</td>
<td>9311 S. E. 36th Street, Mercer Island, WA 98040-3795</td>
<td>(206) 232-9301</td>
<td>(206) 232-1095</td>
</tr>
<tr>
<td>CA</td>
<td>Qualtech</td>
<td>333 West Maude Avenue, Suite 108, Sunnyvale, CA 94086</td>
<td>(408) 732-4800</td>
<td>(408) 733-7084</td>
</tr>
</tbody>
</table>

**CENTRAL REGION**

<table>
<thead>
<tr>
<th>Region</th>
<th>Company</th>
<th>Address</th>
<th>Phone</th>
<th>Fax</th>
</tr>
</thead>
<tbody>
<tr>
<td>AR, LA, OK and TX</td>
<td>Acudata, Inc.</td>
<td>720 Avenue F, Suite 104, Plano, TX 75074</td>
<td>(214) 424-3567</td>
<td>(214) 424-7342</td>
</tr>
<tr>
<td>MN, ND, SD and Northwest WI</td>
<td>Micro Resources Corp.</td>
<td>4640 W. 77th Street, Suite 109, Edina, MN 55435</td>
<td>(612) 830-1454</td>
<td>(612) 830-1380</td>
</tr>
<tr>
<td>IL, IA, KS, MO, NE and Southeast WI</td>
<td>Panatek</td>
<td>2500 West Higgins Road, Suite 305, Hoffman Estates, IL 60195</td>
<td>(708) 519-0867</td>
<td>(708) 519-0897</td>
</tr>
</tbody>
</table>
A
- address summary 15-1
- arbiter enable, Ethernet 11-3
- arbitration, bus 6-1
- arithmetic faults 4-3

B
- baud rates 10-8
- branch instruction 3-20
- branch trace mode 3-20
- breakpoint registers 3-20
- breakpoint trace mode 3-20
- bus arbitration 6-1
- bus collision 3-6
- bus control 6-1
- bus control request level 6-1
- bus error 3-6
- bus error (MPU) 4-1
- bus grant 6-1
- bus interrupts 6-4, 8
- bus memory 5-3
- bus priorities 6-3
- bus watchdog timers 6-20
- byte ordering 3-4; 11-1,2,4

C
- cable, Centronics 13-5
- cable, serial 10-10
- cache 3-17
- cache, data RAM 5-6
- cache, instruction 3-21, 5-6
- cache, register 3-22
- caches 3-21, 5-6, 7-3
- call instruction 3-20
- call trace mode 3-20
- call-system instruction 3-20
- Centronics connector, P3 13-1

Centronics interrupt 13-2
channel attention 11-2, 4
CIO Port C function 9-1
CIO register address summary 9-5
CIO usage 9-1
clock, CIO 9-4
component locations 1-5
component map 1-4
configuration, memory 5-1
connector, Centronics, P3 13-1
connector, Ethernet 11-5
counter, SCSI 12-3
counter, VMEbus 6-21
counter, VSB 6-21
collectors 1-6,7
counter/timers (CIO) 9-4
CRT terminal, setup 2-3
customer service 2-5

damage in shipping 2-3
dedicated mode 3-9
DMA 3-16
DMA command register (DMAC) 3-18
DMA data alignment 3-19
DMA interrupts 3-19
DMAC 3-18

EEPROM 5-7
EEPROM partitions 5-8
EEPROM addresses B-1
environmental requirements 15-5
EPROM 2-4, 14-1
equipment for setup 2-1
error, timer frequency 9-4
errors, system response 4-1
ESD prevention 2-1
Ethernet arbiter enable 11-3
Ethernet byte ordering 11-2, 4
Ethernet connector 11-5
Ethernet port pin assignments, P6 11-5
expanded mode 3-9
extended space 2-2, 6-17

F
factory service 2-5
fault stack frame 3-15
fault table 3-14
features 1-1
fmark instruction 3-17, 20
FPI 8-2
front panel interface 8-2

H
hardware interrupts, MPU 3-5, 7

I
IBR 3-2
ICON register 3-9,13
IMAP registers 3-9,10,11,12
IMSK register 3-9,10,11
initialization 3-1
initialization boot record 3-2
initialization, CIO 9-5
installation 2-1
instruction cache 3-21
Instruction Cache Configuration Word 3-21
instruction trace mode 3-20
integer overflow 4-3
interrupt architecture 3-9
interrupt caching 3-9
interrupt control modes 3-9
interrupt control register 3-9, 13
interrupt handling, bus 6-9
interrupt map register format 3-12
interrupt mapping registers 3-11
interrupt mask register 3-10,11
interrupt priority 3-10
interrupt stack frame 3-6
interrupt structures 3-5
interrupt support, MPU 3-6
interrupt table 3-5
interrupt table base 3-5
interrupt, NMI 3-5
interrupt, VSB 7-3
interrupt-pending register 3-9,11
interrupter module, bus 6-8
interrupts, bus 6-4
interrupts, MPU 3-5
invalid opcode 4-2
invalid operand 4-2
IPND register 3-10,11
IRQ interrupt 7-3

J
J2 pin assignments 8-3
jumper settings 15-3
jumpers 1-6
jumpers, bus control 6-16
jumpers, watchdog 6-16

L
LEDs, user 8-1
length fault 4-3

M
mailbox 1-2; 6-1,13-15
mailbox interface 6-13-15
mark instruction 3-17, 19
mechanical specifications 15-5
memory configuration 5-1
memory map 5-4
memory space 5-3
memory timing 5-5
memory, bus 5-3
mixed mode 3-9
modpc instruction 3-10, 4-3
monitor 5-8
monitor program editor 2-6
MPU DMA support 3-16
MPU faults 3-14
MPU interrupt stack frame 3-6
MPU interrupts 3-5
MPU interrupts, hardware 3-7

N
NMI interrupt 3-6
nonmaskable interrupt 3-6
nonvolatile RAM 2-4; 5-6; B-1
NV-RAM 2-4; 5-6; B-1

O
operating temperature 2-1, 15-5
operation-unimplemented fault 3-22

P
P1 pin assignments (VMEbus) 6-21
P1 signal descriptions 6-2
P2 pin assignments (VMEbus, VSB) 6-22
P2 pin assignments (VMEbus, VSB) 7-5
P2 signal descriptions 7-1
P3 pin assignments (Centronics) 13-1
P4 pin assignments (SCSI) 12-3
P5 pin assignments (RS-232) 10-1
P6 connector 11-5
P6 pin assignments, Ethernet 11-5
parallel fault 4-3
parity error 3-7
parity, RAM 5-3
physical memory map 5-4
pin assignments, Centronics, P3 13-1
pin assignments, Ethernet, P6 11-5
pin assignments, front panel interface
connector 8-2
pin assignments, RS-232, P5 10-1
pin assignments, SCSI, P4 12-3
pin assignments, VMEbus 6-21,23
pin assignments, VSB 7-5
Port A bit definition 9-3
port access 11-2
port addresses, CIO 9-5
Port B bit definition 9-2
Port C bit definition 9-1
power requirements 2-2, 15-5
PRCB 3-2, 5, 10
precautions 2-1
prereturn trace mode 3-20
privileged fault 4-3
processor control block 3-2, 5
processor reinitialization 3-5, 6
protection fault 4-3

R
RAM parity 5-3
RAM, bus 5-3
RAM, nonvolatile 2-4; 5-6; B-1
RAM, on-card 5-3
real-time clock 14-1
register address summary (CIO) 9-5
register address summary (SCSI) 12-2
register cache 3-22
Register Cache Configuration Word 3-22
register summary 3-22
reset switch 1-6,7
return instruction 3-20
return trace mode 3-20
returning boards 2-5
ROM 2-4, 14-1
RS-232 pin assignments 10-1
RTC accesses 14-1

S
SCSI connector, P4 12-3
SCSI register address summary 12-2
SCSI reset 12-2
sdma instruction 3-18, 4-3
service department 2-5
setup 2-1
setup, CRT terminal 2-3
sf0 register 3-10
sf1 register 3-10
shipping damage 2-3
short space 2-2; 6-14, 20
sizing memory 5-3
software interrupts, MPU 3-5,13
special function registers 3-9,11
standard space 2-2; 6-18
status latch 3-6, 7; 4-2
supervisor trace mode 3-20
sysctl instruction 3-12,13; 4-3
SYSFAIL bus signal 6-4
SYSFAIL control 6-20
system controller board 6-16

T
technical documents 1-7, 2-1
timers (CIO) 9-4
Index-4

HK80N960E User's Manual

timing, memory  5-5
trace events     3-20
type fault       4-3
type mismatch    4-3

U
udma instruction  3-18; 4-3
unaligned words  4-3
unimplemented instruction  4-2
user LEDs  8-1

V
VMEbus interrupts  6-8
VME extended space mapping  9-3
VME short space mapping  9-2
VMEbus and local bus watchdog timers  6-20
VMEbus connector  6-21
VMEbus master interface  6-16
VMEbus slave interface  6-17
VMEbus system controller functions  6-15
VMX32bus  7-1
VSB connectors  6-21
VSB description  7-1
VSB operation  7-3
VSB termination  7-4
VSB terminators  7-5

W
wait states  5-5

Z
zero divide  4-3